## FOR MORE EXCLUSIVE

# (Civil, Mechanical, EEE, ECE) ENGINEERING & GENERAL STUDIES

(Competitive Exams)

TEXT BOOKS, IES GATE PSU's TANCET & GOVT EXAMS
NOTES & ANNA UNIVERSITY STUDY MATERIALS

VISIT

## www.EasyEngineering.net

AN EXCLUSIVE WEBSITE FOR ENGINEERING STUDENTS & GRADUATES



\*\*Note: Other Websites/Blogs Owners Please do not Copy (or) Republish this Materials without Legal Permission of the Publishers.

\*\*Disclimers: EasyEngineering not the original publisher of this Book/Material on net. This e-book/Material has been collected from other sources of net.

#### **SYLLABUS**

#### EE6301

### **DIGITAL LOGIC CIRCUITS**

LTPC 3104

### UNIT I NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES

Review of number systems, binary codes, error detection and correction codes (Parity and Hamming code0- Digital Logic Families ,comparison of RTL, DTL, TTL, ECL and MOS families -operation, characteristics of digital logic family

#### **UNIT II COMBINATIONAL CIRCUITS**

Combinational logic - representation of logic functions-SOP and POS forms, K-map representations- minimization using K maps - simplification and implementation of combinational logic - multiplexers and demultiplexers - code converters, adders, subtractors.

### UNIT III SYNCHRONOUS SEQUENTIAL CIRCUITS

Sequential logic- SR, JK, D and T flip flops - level triggering and edge triggering - counters - asynchronous and synchronous type - Modulo counters - Shift registers - design of synchronous sequential circuits - Moore and Melay models- Counters, state diagram; state reduction; state assignment.

## UNIT IV ASYNCHRONOUS SEQUENTIAL CIRCUITS AND PROGRAMMABLE LOGIC DEVICES

Asynchronous sequential logic circuits-Transition table, flow table-race conditions, hazards & errors in digital circuits; analysis of asynchronous sequential logic circuits-introduction to Programmable Logic Devices: PROM – PLA – PAL.

#### **UNIT V VHDL**

RTL Design – combinational logic – Sequential circuit – Operators – Introduction to Packages –Subprograms – Test bench. (Simulation /Tutorial Examples: adders, counters, flipflops, FSM, Multiplexers /Demultiplexers).

TOTAL (L: 45+T: 15): 60 PERIODS

#### **TEXT BOOKS:**

- 1. Raj Kamal, 'Digital systems-Principles and Design', Pearson Education 2nd edition, 2007.
- 2. M. Morris Mano, 'Digital Design with an introduction to the VHDL', Pearson Education, 2013.
- 3. Comer "Digital Logic & State Machine Design, Oxford, 2012.

### **REFERENCES:**

- 1. Mandal "Digital Electronics Principles & Application, McGraw Hill Edu, 2013.
- 2. William Keitz, Digital Electronics-A Practical Approach with VHDL, Pearson, 2013.
- 3. Floyd and Jain, 'Digital Fundamentals', 8th edition, Pearson Education, 2003.
- 4. Anand Kumar, Fundamentals of Digital Circuits, PHI, 2013.
- 5. Charles H.Roth, Jr, Lizy Lizy Kurian John, 'Digital System Design using VHDL, Cengage, 2013.
- 6. John M. Yarbrough, 'Digital Logic, Application & Design', Thomson, 2002.

- 7. Gaganpreet Kaur, VHDL Basics to Programming, Pearson, 2013.
- 8. Botros, HDL Programming Fundamental, VHDL& Verilog, Cengage, 2013.

### **WEB RESOURCES:**

- http://www.site.uottawa.ca/~petriu/Digital-Logic.pdf
- http://jjackson.eng.ua.edu/courses/ece380/lectures/

### **AIM &OBJECTIVE OF THE SUBJECT**

### Aim:

To understand and analyse, linear and digital electronic circuits.

### Objective:

- > To study various number systems , simplify the logical expressions using Boolean functions
- To study implementation of combinational circuits
- To design various synchronous and asynchronous circuits.
- To introduce asynchronous sequential circuits and PLCs
- > To introduce digital simulation for development of application oriented logic circuits.

### EE6301 DIGITAL LOGIC CIRCUITS

#### **DETAILED COURSE PLAN**

#### **TEXT BOOKS:**

- 1. Raj Kamal, 'Digital systems-Principles and Design', Pearson Education 2nd edition, 2007.
- 2. M. Morris Mano, 'Digital Design with an introduction to the VHDL', Pearson Education, 2013.
- 3. Comer "Digital Logic & State Machine Design, Oxford, 2012.

#### **REFERENCES:**

- 1. Mandal "Digital Electronics Principles & Application, McGraw Hill Edu, 2013.
- 2. William Keitz, Digital Electronics-A Practical Approach with VHDL, Pearson, 2013.
- 3. Floyd and Jain, 'Digital Fundamentals', 8th edition, Pearson Education, 2003.
- 4. Anand Kumar, Fundamentals of Digital Circuits, PHI, 2013.
- 5. Charles H.Roth, Jr, Lizy Lizy Kurian John, 'Digital System Design using VHDL, Cengage, 2013.
- 6. John M. Yarbrough, 'Digital Logic, Application & Design', Thomson, 2002.
- 7. Gaganpreet Kaur, VHDL Basics to Programming, Pearson, 2013.
- 8. Botros, HDL Programming Fundamental, VHDL& Verilog, Cengage, 2013.

Sl. No.	UNIT	Topics	No of Hours	Cumulative Hours	Book No.
	UN	IT I NUMBER SYSTEMS AND DIGIT	TAL LOG	IC FAMILIES	
1	FISE	Review of number systems	1		T1
2		Binary codes	1	2	T2
3	8	Practice hours	2	4	Т2
4	UNIT 1	Error detection and correction codes (Parity and Hamming code)	1	5	T2
5		Digital Logic Families	1	6	T2
6		Comparison of RTL, DTL, TTL, ECL and MOS families	2	8	T2
7		Operation, characteristics of digital logic family	2	10	Т2
		UNIT II COMBINATIONAL	CIRCUI'	ΓS	
8	UNIT 2	Combinational logic	1	11	Т2
9	UNITZ	Representation of logic functions	1	12	T1

Sl.	*********	manda	No of	Cumulative	Book
No.	UNIT	Topics	Hours	Hours	No.
10		SOP and POS forms	1	13	T1
11		Practice hours	2	15	T1
12		K-map representations	1	16	T2
13		Minimization using K maps	1	17	T1
14	-	Practical hours	1	18	T1
15		Simplification and implementation of combinational logic	1	19	T1
16		Multiplexers and demultiplexers	1	20	T1
17		Code converters	1	21	T1
18		Adders, subtractors	1	22	T2
	HIP IT	UNIT III SYNCHRONOUS SEQUE	NTIAL CI	RCUITS	
19		Sequential logic- SR, JK	1	23	T1
20		D and T flip flops	1	24	T1
21		Level triggering and edge triggering	1	25	T1
22	-	Practice hours	2	27	T1
23		Counters	1	28	T2
24		Practical hours	1	29	T2
25	UNIT 3	Asynchronous and synchronous type	1	30	T1
26	OMI	Modulo counters	1	31	T2
27		Practice hours	2	33	T2
28		Shift registers	1	34	T2
29	TISE	Design of synchronous sequential circuits	1	35	T2
30		Moore and Melay models	1	36	T2
31		Counters	1	37	T2
32	UNIT 3	State diagram and state reduction	1	38	T2
33		State assignment.	1	39	T2
34		Practical hours	2	41	T2
	UNIT IV	ASYNCHRONOUS SEQUENTIAL CIRCU LOGIC DEVICES	ITS AND	PROGRAMMA	BLE
35		Asynchronous sequential logic circuits	1	42	Т2

Sl. No.	UNIT	Topics	No of Hours	Cumulative Hours	Book No.
36		Transition table, flow table-race conditions	1	43	T2
37		hazards &errors in digital circuits	1	44	T2
38		analysis of asynchronous sequential logic circuits	1	45	Т2
39	UNIT 4	Practice hours	2	47	T2
40		introduction to Programmable Logic Devices	1	48	T1
41		Digital logic families :	1	49	T1
42		PROM, PLA and PAL	1	50	T1
43		Practical hours	1	51	T1
		UNIT V VHDL			
44		RTL Design	1	52	T2
45		Combinational logic	1	53	R5
46		Sequential circuit	1	54	T2
47	UNIT 5	Operators	1	55	T2, R5
48		Introduction to Packages	1	56	T1
49		Sub programs and test bench	1	57	T2, R5
50	hien	Examples: adders, counters	1	58	R5
51		Flip-flops,FSM	1	59	T1
52		Multiplexers / Demultiplexers	1	60	T2

### **INDEX**

UNIT	Q.NO	TITLE	PAGE NO.
		PART A	01
		PART B	
	1.	RTL and DTL	02
	2.	ECL	06
I	3.	Binary Codes	10
	4.(i)	Hamming and error detecting codes	14
	(ii)	CMOS	18
	5.	TTL	20
	6.	Binary conversion	25
		PART A	30
	De	PART B	
L	1.	K-Map - SOP and POS using NAND and NOR gates	32
TT	2.	Adders and Subtractors	35
II	3.	Code converters	40
	4.	Excess -3 to BCD code converter	45
	5.(i)	Multiplexer and	46
	(ii)	Decoder	47
		PART A	48
		PART B	
	1.	SR and JK Flip Flop	51
	2.	Synchronous and Asynchronous decade counter	55
III	3.	Sequence counter with and without lockout conditions	57
111	4.	Design of synchronous sequential circuits	62
	5.	State Reduction	66
	6.	Shift Registers	67
	7.(i)	Realization of Flip flops	71
	7(ii)	Sequence Detector	72
		PART A	73
		PART B	
	1.	Fundamental Mode and Pulse Mode Problem	75
	2.	Design of asynchronous sequential circuits	77
IV	3.	Design of asynchronous sequential circuits	79
	4.	Cycle and Races	81
	5.	PLA and PROM	85
	6.	PAL	87
	7.	Hazards with problem	89
		PART A	91
		PART B	
V	1.	RTL Design	93
	2.	Package declaration	96
	3.(i)	VHDL for Half adder and Half subtractor	99

(ii)	VHDL for full adder and full subtractor	100
4.	VHDL for Multiplexer and Demultiplexer	101
5.	VHDL for Counters	102
6.	VHDL for Flip Flops	103



## UNIT-I NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES TWO MARKS

### 1. Define weight and non weighted codes (MAY 2014)

Each digit position of the number represents a specific weight. Example: 8421, 2421. Non weighted codes are not assigned with any weight to each digit position.

Examples: Excess 3 and gray codes

### 2. What are error correcting codes? (Nov2011)

Due to presence of noise, when the digital information in the binary form is transmitted from one circuit or system to another circuit or system an error may occur. This means a signal corresponding to 0 may change to 1 or vice-versa. To maintain the data integrity between transmitter and receiver, extra bit or more than one bit is added in the data. These extra bits allow the detection and sometimes correction of error in the data. Codes which allow only error detection are called error detecting codes.

### 3. Mention the important characteristics of digital IC's? (MAY 2014, MAY2011)

Fan out, Power dissipation, Propagation Delay, Noise Margin, Fan In, Operating temperature.

**4.** Convert the (101010.1010)<sub>2</sub> numbers with the indicated base to decimal? (May 2015)  $(101010.1010)_2 = 1*2^5 + 0*2^4 + 1*2^3 + 0*2^2 + 1*2^1 + 0*2^0 + 1*2^{-3} + 0*2^{-2} + 1*2^{-1} + 0*2^0 = (42.625)_{10}$ 

### 5. Define Unit distance code. (Dec 2015)

The Gray **code** is a single-step **code** (i.e. a **unit-distance code**). It's often used in analog/digital conversion devices. Adjacent **code** patterns of Gray **code** differ in just only one bit to avoid ambiguity, i.e. consecutive **code** elements have a hamming **distance** of one.

### 6. Define Fan-in and Fan-out? (DEC 2015)

Fan in is the number of inputs connected to the gate without any degradation in the voltage level.

Fan out specifies the number of standard loads that the output of the gate can drive without impairment St of its normal operation.

### 7. What is propagation delay?(MAY 2015)

Propagation delay is the average transition delay time for the signal to propagate from input to output when the signals change in value. It is expressed in ns.

#### 8. Comparison between Totem pole & Open collector. (Nov 2014)

Totem pole	Open collector
Output stage consists of pull-up transistor(Q3),	Output stage consists of pull-down transistor.
diode resistor and pull-down transistor(Q4).	
External pull-up resistor is not required.	External pull-up resistor is required for proper
	operation of gate.
Output of two gates cannot be tied together	Output of two gates can be tied together using
	wired AND technique.
Operating speed is high	Operating speed is low

#### 9. Write the advantages of CMOS family. (May 2013)

- 1. Consumes less power
- 2. Can be operated at high voltages, resulting in improved noise immunity
- 3. Fan-out is more and better noise margin.

### 10. State the advantages and disadvantages of totem-pole output. (Nov 2011)

Advantages: 1.External pull up resistor is not required and Operating speed is high Disadvantages: 1. Output of two gates cannot be tied together.

## 16i). Explain in detail about Rosistor transistor logic.


### RESISTOR TRANSISTOR LOGIC (RTL)

\* RTL circuit consist of resistors and transistors of both input and output stage circuits in a NOR logic gate.

The emitters of both the transistors are connected to a common ground and collectors of both transistors are tied through a common collector resistor Rc to the supply voltage Vcc.

#The resistor Re is commonly known as passive pull up

2 input RTI NOR Grate circuit d'agram.



### circuit Operation.

\* RTL gate input voltage corresponding to low level is sequered to be low enough for the corresponding transistor to be cost off.

\* when the input voltage corresponding to high level should be high enough to derive the corresponding transistor to secturation

\* when both the inputs are low, strainsistor  $\Theta$ , and  $\Theta_2$  are cut-off and the output is high.

\* when the both Inputs one high, transistor as and 802 one sationation and the output is low.

The Southoration Voltage, VCE (sat) for transistor is approximately 0:24. 80 RTL gates low level output Voltage is 0:2.

Downloaded From: www.EasyEngineering.net

of gates connected to the output.

output voltage decreases. This is deciding factor for the fanout of the gates.

At the number of gates connected to the output also affects the propagation delay time.

VA	VB	Transistor Q,	Transistor	63	Vyrot
Logic o Logic o Logic 4	Logic o Logic 1 Logic o	cut-off cut-off saturation	cut-off saturation cut-off		togic o
Logic 1	Logic 1	saturation	Saturation		Logic o

## Characteristics of RTL family

- The speed of operation is low (The propagation delay is of the order of boons, it out operate at speeds above 4MHz.)
- \* Fanout is 4 or 5 with a switching delay of sons, and fanin is 4.
- \* Poor noise immunity
- \* Elimination of base Plesistors in RTL will produce the power dissipation.
  - \* sensitive to temperature
  - \* the noise margin from sew to the threshold voltage is about 0.5V, and from one to the threshold voltage is only 0.2V.

## Disadvantage

\* Low speed


\* poor noise immunity

## 1(ii) Explain in detail about diode transistor logic.

### DIODE TRANSISTOR LOGIC (DTL)

\*The diode transistor logic is some what more complex than RTL but it have greater fan-out and imporoved noise margins.

\*The circuit consist of diodes and transistors of a two inputs diode transistor Logic NAND gate.



A	В	Y
0	0	1-1
0017	+ 13	11 1
100	0	or h
pany	71	0

circuit Operation.

\* when both inputs are low, diode D1 and D2 conduct resulting or volts at point x. This or xoltage at point is not sufficient to drive transistor Q1.

.. Q is cut off giving octput valtage Vo=Vcc so logic 1

\* when both inputs one high, of and De age reversed biased. This causes the base current of transistor Q, to flow through B, D3, D4 and the base of the transistor Q,

.. The Transistor Q1 is Saturation gring output voltage VCE(sat) = 0.2 = Logic 0

\* The Drode D3, D4 we need increased voltage level to drive transistor in saturation. This imporove the noise movigin for DTL gate

\* when any one input is high (or) low. The transistor Q1 is cut-off giving output voltage No=Vcc. and Logic 1:

Downloaded From: www.EasyEngineering.net

Ing	ruts	Die	odes	(	TILL	Transistor	output
A	В	Di	1 1	$D_2$	(0)-1	Const Think	Y X
Logico	Logic o	Forward	biased	Forward	brased	cut-off	Logie 1
Logico	Logic 1	Forward	biased	Roxerse	biased	Cut-Off	Logic 1
9	legic o	Povorco	biased	Forward	biased	Cout-Off	Logic 1
Logic 1	logica	Downer	biased	Royerse	biased:	Saturation	Logic o

## DTL family characteristics

Propagation delay

\* The twin off delay is considerably larger than the twin on delay, often by a factor of 2 or 3.

\* The propagation delay of DIL is 25 ns.

Fan out

\*A fan-out as high as 8 is possible with the DTL-family because of the high input impedance of the subsequent gales in the Logic 1 state. I want took more

Fan in

\*It has a fan in of 8

Notice immunity

\* The noise mayin is high due to the additional diode 24 connected in sevies with DI.

Advantages.

\*Fanout & high

\* Power dissipation is 8-12 mW

\* Noise immunity is good

### Disadvantages

\* More elements are required

\* Propagation delay is more

\* speed of operation is less

2. Explain in detail about Emitter coupled logic.

Emitter coupled togic (ECL) [NON / DEC 2012] [MAY / JUNE 2013] [MAY / 2013]

\*\* TTL family uses transistors operating in the saturation made as a result their switching speed is limited by the storage delay time associated with a transistor is diven into saturation transistor saturation, there by increasing overall switching speed by using radially different structure is called "cursent mode togic (cml). This family is also known as "Emitter coupled logic".

\* Ecl does not produce a large voltage swing between the low and high levels. It internally switches current between two possible path depending on the output state.

circuit operation.

\* when input Voltage Vin is has (\$40), transistor a.

is on, but not saturated and transistor a is off.

Vout 2 is pulled to 5.0 v (High) through R2 and duop amoss

R1 is 0.8 v. 80 that Vout 1 is 42 v (1000)

If when input voltage Vin is low (3.6V), transistor Q2 is on, but not saturated and transistor Q1 is off.

Thus Yout 1. is pulled to 50 V (High) through R1 and duop awas R2 is 0.8V so that Voutz is 4.2V (Low).

Circuit operation of a input cMOS NOR Grate.

\* when both inputs are low, Q, and Q2 are ON, Q3 and

On are OFF and the output is high (YDD).

\* when any one of the inputs is low (ov or -ve), then the corresponding Mosfett of or Q2 is ON, Q3 or Q4 is ON and the output is low.

\* when inputs evil high, Q, and Q2 coil OFF, Q3 and Q4 are on, and the output is low,

between two pos

A	BOW	De Q	62	53	94 81	N/O
0	0	ON	ON	OFF	off	Special
0	1	ON	OFF	OFF	ON	0
	0	OFF	oN	ON	off	l
	1 0	OFF	OFF	ON	ON	0

characteristics of mos Logic. \* Mos Logic families are slower operating speed, it require much less power, have better noise margin 2 higher fanout.

Operating speed

\*A typical Nmos NAND gate has a propagation delay of 5008.

Notise margin


\* The Nmos noise mongins are around IV.

\* The fan-out capabilities of mos Logic would be virtually Fan-out unlimited because of the extremely high Input resistance at each mosfer input. It easily operate at a famout value of 50 Power dissipation \* The power dissipation of a cmos Ic is very low as

long as it is in a de condition.

\* Unfortunately power dissipation of cmos Ic inveases in propagation to the frequency at which the circuits are switching states.

propagation delay in emos is the sum of delay due to Propagation delay: internal capacitance & due to the lead capacitance Downloaded From: www.EasyEngineering.net



the circuit consist of emitter followers are used at the output of difference amplifier to shift the DC level.

The circuit has two outputs X, and Y2, which are complementary. Y, corresponds to one legic and Y2 corresponds to NOR Logic.

chrout toporation and with a spot mortage thus appropriate

when both inputs are Logic o'. To and To operate in cut-off and To operates in active region, voltage vois high To is on and the output at 12 is logic '1', voltage voz is low. To operates in cut off & output Y, is logic o'.

when any one of the input is logic 1', the transistor Ti and Ti! one operated in active region and To operates in cut-off, voltage Voi is low, To operates in cutoff 2 You is logic 0, voltage Voo is high, To operates in active region and Yi is logic I'.

\* when both inputs are logic 1 state t, and Ti operate in active region and Tz operates in cutoff, voltage volis low, Tz operates in out-off and Yz is logic o', voltage Voz is high, Tx operates in active region and y, is Logic 1.

Inputs		T	vansist	ors	Trans	stors	output	
A	B	Ti	7,!	72		TA	71	Y2
Logico	Logico	cutoff	actoff	Active	Active	Cut off	Logic o	Logic 1
Logic o	rogics	cutoff	Active	cut off	cut off	Active	Logic 1	Logico
Logic 1	Logic 1	Active	Active	cutoff	cutoff	Active		Logico

### ECL characteristics.

- \* It is the fastest of Logic families.
- \* Transistors are not allowed to go into complete saturation, and thus eliminating storage delays
- \* To prevent transistors from going into complete saturation, logic levels are kept close to each other.
- of the Morse moughn is reduced and it is difficult to mo achieve good noise immunity
- \* Another disadvantage of this approach is that power de consumption is more because transistors are not red 2 10 2 completely Esaturated, at Estorago of boo Ho to
- witching transferts are less because power Supply current is more suitable stable than in intersecret TIL and comos circuits. La son pur modern to The and The cone educated in active in alien a

### Advantages.

in cut-off, Voltage Voi & low, 73, operates i \* Pastest Logic family \* Grood noise immunity

### Disadvantage!

Power consumption is more on no ger and a is few, To operates in cut off and is is logic of vollage


## 3. Explain in detail about binooy wees.

Binary codes [NOV/DEC 2014]

The digital data sepresented, stored and transmitted as groups of binary digits. The group of bit also known as binary codes.

## classification

- 1. Weighted codes
- 2. Non Weighted codes
- 3. Reflective codes
- 4. Sequential codes
- 5. Alphanumeric codes
- 6. Error detecting and correcting codes.



## Weighted codes :-

Each oligist position of the number represent a specific Weight.

Number 567 then weight of 5 is 100, weight of 6 is 10, and weight of 7 % 1.

Examples: 8421, 2421, and 5211

## Not weighted codes.

Non weighted codes are not assigned with any weight to each digit position.

Example: Excess 3 and gray codes

## Reflectme codes !-

A code is said to be reflective when the code for 9 is the complement for the code for 0, 8 for 1, 1 for 2, 6 for 3, and 5 for 4.

The 2421, 5211 and excess -3 wdes are reflective. whereas the 8421 code is not reflective code.

Sequential codes: Each succeeding code is one binary number greater than its preceding code.

Ex: 8421 and excess-3 arie sequential.

whereas the 2421 and 5211 codes are not.

## Alphanumeric codes:

The codes which consist of both numbers and alphabetic characters are ealled alphanumeuic codes.

Ascii character code (American Standard code for information application of projection of significant computer require the handling not only of numbers, but also the other characters or symbols.

							b+ b6	b5			
bx	bg	b2	bi	000	001	010	011		0 161	110	111
0	0	0	0	NOT	DLE	SP	0	0			P
0	0	0	1	SOH	DCI	1	•	A	9	a	2
0	0	1	0	ST X	0(2	61	2	B	R	5	Y
0	0	1	1	ETX	DC3	#	3	C	3	e	S
0	1	0	0	EOT	DC4	\$	4	D	T	d	t
0	1	0	>1	ENQ	NAK	7.	5	E	v	e	U
0	1	1	0	ACK	8YN	&	6	8	~/	6	V
		1	1	BEL	ETB	6	7	G	M	9	ω
0	1	0	0	BS	CAN	(	8	4	*	h	×
l	0		1	HT	EM	3	9	7	7	1	4
l	0	0	1		SUB	*		5	Z	j	F
l	0	Ф	0	LF						K	{
t	0	1	1	77	ESC		9 1	3	1	<u> </u>	
1	•	0	0	FF	FS	1	1 1			L	
		0	1	CR	GIS	-18	= 1	4	7	M	3
1	1	U					> 1	<b>V</b>	<b>A</b>	ŋ	N
1	1	1	0	80	RS		1, 17			0	DEL
1	1	1	1	SI	US	1	? (	D			

NOL - Null

80H - Start of heading

STX - Start of text

EIX - End of text

EOT - End of transmission

ENQ - Inquiry

ACK - ACK nowledge

Bel - Bell

DLE - Data link escape.

BS-Back space
HT-Horizontal tab

LF - Line feed

VT - Vertical tab

FF - Form feed

CR - Carriage retworn

So - Shift out

SI - Shift in

SP - Space.

Error detecting and correcting eddes

when the digital information in the binary form is transmitted from one circuit or system to another circuit (or) system, an error may be coccus.

A signal corresponding to 0 may change to 1.

due to presence of hoise.

codes which allow only error detection are called error detection and contection and correcting and correcting and correcting codes.

OTHER	CODES	+
OMER	CODES	1

Decimal	8421	5421	2421	5211
<b>©</b>	0000	0000	0000	0000
1	0001	0001	0000	0001
2	0010	0010	0011	0101
3	0100	0100	0 100	1000
5	0110	1001	1100	1001
7	0 11 1	1010	11001	1110
8	1000	1100	1111	ELEVI

DC1-Device control 2

DC2-Device control 2

DC3-Device control 3

DC4-Device control 3

DC4-Device control 4

DC4-Device control 4

NAL - regative acknowledge

By N - Synchronous ridet

ETB - End of transmission block

CAN - cancel

EM - End of medium.

ous - Substitute

A

Error Correcting codes
[NOVIDEC 2014] [NOVIDEC 2015]
Hamming code.

The system provides a methodical way to add one or more parity bits to a data character in order to press detect and correct errors.

Hamming distance between two code words is defined as the number of bits changed from one code word to another.

The 7 bix hamming (7,4) code word hish 2 hs h4 h5 h6 h7 associated with 4-bit binary number b3 b2 b1 bo

 $h_1 = b_3 \oplus b_2 \oplus b_0$   $h_2 = b_3 \oplus b_1 \oplus b_0$   $h_3 = b_3$   $h_4 = b_2 \oplus b_1 \oplus b_0$   $h_5 = b_1$   $h_7 = b_0$ 

parity over the bit fields in which even pointing was premonsly established.

ENUR SUMS

C4 = h @ h3 @ h6 @ h7 C4 = h4 @ h5 @ h6 @ h7

Encode dota bits 0101 into a 7-bit even painty.

soln: by by bi bo = 0 101

 $h_{1} = b_{3} \oplus b_{2} \oplus b_{0} = 0 \oplus 1 \oplus 1 = 0$   $h_{2} = b_{3} \oplus b_{1} \oplus b_{0} = 0 \oplus 0 \oplus 1 = 1$   $h_{4} = b_{2} \oplus b_{1} \oplus b_{0} = 1 \oplus 0 \oplus 1 = 0$   $h_{5} = b_{2} = 1$   $h_{7} = b_{0} = 1$   $h_{1} h_{2} h_{3} h_{4} h_{5} h_{6} h_{7}$   $h_{1} h_{2} h_{3} h_{4} h_{5} h_{6} h_{7}$ 

At bit hamming code is serviced as 0101101. What is the correct code.

h, h2 h3 h4 h5 h6 h7

Find error

 $Q = h_1 \oplus h_3 \oplus h_5 \oplus h_7 = 0 \oplus p \oplus 1 \oplus 1 = 0$   $(2 = h_2 \oplus h_3 \oplus h_6 \oplus h_7 = 1 \oplus 0 \oplus 0 \oplus 1 = 0$   $C_3 = h_4 \oplus h_5 \oplus h_6 \oplus h_7 = 1 \oplus 1 \oplus 0 \oplus 1 = 1$   $C_4 C_2 C_1 = 100$ 

ean be obtained by complementing the townth bit in the received code word as 0100101.

check sums

The pointry bind method can ditect only a single error with in a word and not double errors.

... The double error will not change the parity of the bits. the pointy cheeker will not indicate the error.

Check sum methical to used to detect the double errors and propornt erroreous bits, but she EBCDIC:

The frequently enwunted is called the Extended Binary code Decimal Interchange code. In which decimal digits are represented by the BCD code Hollerith code!

alphanumenic information is known as Hollerth

Encode the binary word 1011 into seven bit even parity Hamming code. [APRIL/MAY 2015]

Soln:

step 1: Find the number of parity bits required. Let P=3,

$$2^{9} = 2^{3} = 8$$

2P> x+ P+1 x + P + 1 = 4 + 3 + 1 = 887,7

Three parity bits are sufficient.

: Total code bits = 4+3 = 7

stepa: construct a bit location table

081 1 0 10 0	D-	D6	DE	PA	$\mathbb{D}_2$	P2	Pi
Bit designation	7	6	5	4	3	2	. 1 -
Bit location	u	110	101	100	011	010	001
Binary location number Information bits		0	1		10		
241)OTTION				0		0	1

step 3! Determine the parity bits

For Pi: Bit locations 3,5 and 7 have three is and therefore to have an even parity P, must be 1.

For P2: Bit locations 3, 6 and 7 have two i's and therefore to have an even parity P2 must be o.

For Pa: Bit locations 5,6 and 7 two is and therefore

to have an even partity for must be o.

Step 4: Enter the paristy bits into the table to form a seven bist Hamming code = 1010101

'The Hamming distance between two code words is defined as the number of bits changed from one code word to another!

Girven that a frame with bit sequence 1101011011 is transmitted, it has been received as 1101011010. Determine the method of detecting the error using any one error detecting code. [Nov/DEC 2014] soln:

step 1: construct the bit location table.

Bit designation	D10	Da	P8	D7	D6	Do	P4	Da	P2	Pi
Bit location	10	9	8	7	6	5	4	3	2	1
Binary location number	1010	1001	1000	0111	0110	0101	0100	1100	0010	000)
Received code	1	1	0	1	0	1	The state of	0	1	0

Step 2: check for parity bits For Pi: Pi cheek docations 1,3,5,7 and 9 There are three 1's in the group. - parity check for ODD parity is correct ->0 For P2: P2 check docations 2, 3, 6,7 and lo There are three is in the group . Parity check for odd parity is correct to For P4: P4 check location 4,5,6 and 7 there are three is in the group ... Parity check for ODD passity is correct to For P8: P8 check location 8, 9 and 10 There are two I's in the group . Parity check for ODD parity is wrong +1 the resultant word is oool, this says that the bit in the number 1 location is in error. It is 0 and should be a'i'. Therefore, the correct code is

1101011011, which agrees with the transmitted code,

## [111] Draw & Explain the CMOS NAND & CMOR NOR gates 9


CMOS LOGIC

MAY JUNE 2019 [NOVIDEC 2015] [NOV [DEC 2014]

\* Complementary Metal Oxide Semiconductor (cmos) circuits contain both Nmos and PMOS devices to speed the switching of capacitive loads.

It consumes low power and can be operated at high voltages,

resulting in improved noise immunity.




Circuit operation.

\* When the input is low, Q1 is ON and O2 is OFF, output is

\* when the input is high, Q, is OFF and Q, is ON, output is low.

CMOS NAND GIATE

\* CMOS &- input NAND gate consist of two Pchannel Mosfers Q1 and Q2, connected in Parallel and two N-channel Moster Q3 and



Downloaded From: www.EasyEngineering.net

Circuit operation of a input cmos NAND Gate.

\* when the inputs are low, a, and \$2 are on, 93 and \$4 are OFF, and the output is high (VDD)

\* when any one of the inputs is low (or or -ve), then the corresponding Mosfet Q1 or Q2 is ON , @3 or Q4 is ON and the output is high,

\* when the inputs are high, Q, and Q, are OFF, Q, and Q4


are on and the output is low.

A	BA	91	G2	93	94	Vo Contput)
0	00	ON	ON	OFF	OFF	· · · · ·
0	DIL	ON	OFF	OFF	·ON	- 1
10	0	OFF	ON	ON	OFF	Sacing
1	The	OFF	OFF	ON	ON	0

CMOS NOR GIATE

\* emos 2 input NOR gate consist of two P-channel mosfet connected in series and N-channel Mosfets

e, and 92 are connected In parallel. 68 and 64 are



Advantages:

- \* Consumes less power
- of can be operate high Voltages
- \* Improved notise immunity
- A Fan out more
- \*Better noise margin

Disadvantages.

- \* switching speed low
- \* Greater propagation delay

Downloaded From: www.EasyEngineering.net

## 5. Design a TIL logic circuit for a sinput MAND gate.

TRANSISTOR TRANSISTOR LOGIC (TTL) [APRIL/MAY 2015] [NOVIDEC 2014]


en transistors alone to perform basic logic operation.

\* The first version, which is now known as standard TTL 2-input TTL NAND Grates.


\* The 2 input TTL NAND gate input structure consists of multiple emitter transistor and output structure consist of total pole output.

to the gate. The transistor Q1 having two emitters, one for each input

\* Diodes D2 and D3 supresent the two emitter base junction of Q1 and D4 is the collector-base junction of Q1.



Input				
B	Y			
Logic o	Logic 1			
Logico	Logic 1			
	Logic o			



Operation:

is on and the moutput voltage of Q1 is almost zero. Therefore Q2 is cutoff.

when as is open (or) out off the output voltage of as is high. So the transistor as base is pulled high. Since as an emitter follower, the output y is pulled up to a high voltage.


\* when both input voltages are low. The transistor Q, is OFF (or) cut off and output voltage of Q, is high, Therefore Qo is saturated. (or) ON.

\* when the transistor as is on the output voltage of as is low (or) almost zero, so the transistor as bake is pulled down to low value. The transistor as is conducted. The output voltage is low value.

the output voltage of Q1 is zero. So Q2 is open. since.

output voltage y is pulled up to high value.


3-input TIL NAND gates.



	4.			
	A	B	C	Y
	Logico	Logico	Logic o	Logic 1
	Logic o	Logic o	Logic 1	Logic 1
	Logic o	Logic 1	Logic .0	1091C 1
	2091c 10	700cc 7	Logic 1	Logic 1
	Logic 1	Logico	Logic D	1091C1
	1091C 1	Logic 10	1691C <b>\$</b>	logic 1
	Logic 1	109101	Logic O	10gic 1
	rogic 1	Logic 1	Logic 1	rodic o
۳				

### TOTEM POLE OUTPUT

\* Transistor Be and By form a totem-pole such a configuration is known as active pull-up or totem pole output.



\* Totem-pole transistors produce a low output impedance.

\* Fither De acts as an emitter follower chigh output) or as is saturated Clow output).

\* when Q3 is conducting, the output impedance is approxi-

mately 700,

\* when Q4 is sationated, the output impedance is only 122 the output impedance value is low. This means the output value can change quickly from one state to the other because any stray output capacitance is napidly changed or discharged strongh the low output impedance.

\*The propagation delay is low in totem pole TIL logic.

Open-Collector output.

\* TTL devices provide another type of output called open collector


output.

\*The output of two different getes with open collector output can be tred together. This is known as wired Logic.

\*A 2 input MAND gette with an open collector output 'eliminates the pull up transistor Q3, D, and R4.

Ithe output is taken from the open collector terminal of

Downloaded From: www.EasyEngineering.net




The collector of Q4 is open, a gate like this will not work properly until connect an external pullup resistor.

\*when Q4 is on, the output is low and when Q4 is off output is tred to vice through an external pullup resistor.

### Tri state TTL inverter.

The tristate TTL inverter has two inputs - normal input A and enable input &.



\*It utilizes the high spead operation of the totem-pole arrangement while permitting outputs to be connected together. It is called tristate TTL because it allows three possible output stage High, Low and high impedance.

\* When the transistor Q3 is an when output is high and transistor Q4 is an output voltage of transistor Q4 is low. \* In high impedance state both transistor Q8 and Q4 in the totem pole arrangement one twined off.

\* The nescut of output is open or fleating, neither low or high \* Is the normal logic input whereas E is an ENABLE

Input. When ENABLE sinput is high the circuit works as a normal


inverter. \* when E is high the state of transistor &, depends on

logic input A

\* when ENABLE input is low, negardless of the state
of logic input A, the base emitter junction of Q1 is forward
biased and nesult it toom on.

\*when ENABLE input is low, both transistor @3, 54 is off and output is at high impedance state.

schottky TIL Grate



Advantages of TTL:

\* High speed

\* Propagation delay ions

\* Moderate power dissipation.

\* Low cost.

\* Moderate packaging density

Disadvantages of TTL!

\* Higher power dissi-

\* Lower noise immunity

\* Less fanout than

6. Perform the following addition using BCD and Excess-3 addition (205-1569) [APRILIMAY 2015]
Soln:
BLD addition
205 0010 0000, 0101 -BCD for 205

205
+ 569
0101
0110
1001
- BCD for 569
- 1110 79 30
+ 0110
- add 6
0111
0111
0100
- corrected Sum
(774)

Exless - 3 addition.

- Ex-3 for 205 1000 OD 11 0101 205 Ex-3 to 8 569 1100 1001 1000 + 569 0 100 add 3 to 1101 1101 correct + 0011 0100 0111 1101 1101 - Subtract 3 to correct 0011 0011 1101 0111 1010 Ex-3 for 1010 Corrected Sum C774)

## code conversion

Binary to Decimal conversion.

$$(10011011)_{2} = 1x2^{7} + 0x2^{6} + 0x2^{5} + 1x2^{4} + 1x2^{3} + 0x2^{2} + 1x2^{4} + 1x2^{6}$$

$$= 128 + 0 + 0 + 16 + 8 + 0 + 2 + 1$$

$$(10011011)_2 = (155)_{10}$$

(or)

$$(10011011)_{2} = \frac{1286432168421}{10011011}$$

Decimal to Binary Conversion

$$(156)_{10} = 2 | 156 
2 | 78 | -0 
2 | 39 | -0 
2 | 19 | -1 |$$

$$(156)_{10} = (10011100)_{2}$$

Binary to octal conversion.

$$(00110001100)_{2} = 000110001100$$

$$= 0 6 1 4$$

$$= (614)_{8}$$

Binary to Hexadecimal conversion.

(i) 
$$(0100100101)_2 = \frac{000100100101}{125}$$
  
=  $(125)_{15}$ 

(ii) 
$$(10101101111000010)_2 = 101011110 0010$$
  
=  $A$  D E 2  
=  $(ADE2)_{16}$ 

Decimal 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

Hexadecimal 0 1 2 3 4 5 6 7 8 9 A B C D E F

octal 0 1 2 3 4 5 6 7 10 11 12 13 14 15 16 17

Octal to Binary conversion.

$$(536)_8 = (10101110)_2$$

Hexadelimal to Binary conversion

$$(5ABC)_{16} = 0101 1010 1011 1100$$
  
=  $(01011010101111100)_2$ 

Binary addition

Rules of binary addition

It I = 0, and carry I to the next more significan

(i) 00011010 + 0000 1100

(ii) 
$$101 + 110$$
  $101 - 5$   $100 - 6$   $100 - 6$   $100 - 6$ 

## Rules of binary subtraction.

$$0-0 = 0$$
  
 $0-1 = 1$ , and borrow 1 from the next  
 $1-0 = 1$  more significant bit  
 $1-1 = 0$ 

(i) 
$$00100101 - 00010001 = 00010100$$
,  $286932168421$   
 $00100101 = 37$   
 $00010001 = 17$   
 $00010100 = 20$ 

## (00010100) = (20)10

## Rules of multiplication.

$$0 \times 0 = 0$$
 $0 \times 1 = 0$ 
 $1 \times 0 = 0$ 
 $1 \times 1 = 1$  and no borrow bits

## (1) 00101001 x 00000 110

Binary division.

## 2's complement addition:

$$5 + (-3)^{-} = 2$$

$$101 - 5$$

$$011 - 3$$

$$101$$

$$101$$

$$101$$

$$3 \rightarrow 011$$
  
 $\rightarrow 100 \rightarrow 1's$  complement  
 $101 - 2's$  complement

# 2's complement subtraction

$$7-12 = (-5)$$
 $7 \Rightarrow 111$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0 = (-5)$ 
 $0$ 

Apprise Education, Reprise Innovations

## **UNIT-II COMBINATIONAL CIRCUITS**

### **TWO MARKS**

### 1. State De Morgan's theorem. (May 2014, Nov 2012)

De Morgan suggested two theorems that form important part of Boolean algebra. The Complement of a product is equal to the sum of the complements.

$$(AB)' = A' + B'$$

The complement of a sum term is equal to the product of the complements.

$$(A + B)' = A'B'$$

### 2. Reduce A'B'C' + A'BC' + A'BC (May2015, May 2011)

$$A'B'C' + A'BC' + A'BC = A'C'(B' + B) + A'BC$$

$$= A'C' + A'BC [A + A' = 1]$$

$$= A'(C' + BC) = A'((C'+B)(C'+C))$$
 Since  $C'+C=1$ 

$$= A'(C' + B) [A + A'B = A + B]$$

### 3. What is a karnaugh map? And it limitations

A karnaugh map or k map is a pictorial form of truth table, in which the map diagram is made up of squares, with each squares representing one minterm of the function.

A limited to six variable map(i.e.) more than six variables involving expression are not Boolean expression represented in standard form.

## 4. Convert the given expression in canonical SOP form (Dec 2015, May 2015)


$$Y = AC + AB + BC$$

$$Y = AC + AB + BC = AC (B + B') + AB (C + C') + (A + A') BC$$


$$=ABC + ABC' + AB'C + AB'C' + ABC + ABC' + ABC'$$

$$=ABC + ABC' + AB'C' [A + A = 1]$$

### 5. Implement EX-NOR gate using only NAND gate. (Nov 2015)



### 6. Identify the Redundant term for F=B'+A'B+A'C' using K-map. (Nov 2014)



The redundant term in given expression is  $\overline{A}$   $\overline{C}$ .


### 7. Define multiplexer? And its application. (Dec 2014, May 2013)

Multiplexer is a digital switch. If allows digital information from several sources to be routed onto a single output line.

**Application:** It used in route data with in a computer, function generator, used in data communication for several computers.

## 8. Draw the truth table and logic gates for Half Subtractor. (Dec 2012)


A	В	BORROW	DIFFERENCE
0	0	0	0
0	1	1	1
1	0	0	1
1	1	0	0



### 9. Define half adder and full adder (Nov 2011)

The logic circuit that performs the addition of two bits is a half adder. The circuit that performs the addition of three bits is a full adder.

### 10. Draw the logic gates for Half Adder. (Dec 2012)





## 11. Differentiate Encoder and Decoder (Nov 2011)

Encoder	Decoder
The output lines generate the binary code, corresponding to the input value.	The output lines is activated corresponding to the binary input.
Input of the encoder is a decoded information presented as 2 <sup>n</sup> inputs producing n possible outputs	
The input code generally has more bits than the output code	The input code generally has fewer bits than the output code

### 12. Write the application of Decoder. (Nov 2014)

- Code converters
- Implementation of combinational circuits
- Address decoding
- BCD to 7-segment decoder





1 (ii) Reduce the following function using k-map and implement the function using NAND gates.


Soln: F(A,B,C,D) = TIM (0,2,3,8,9,12,13,15)

LAPRILIMAY 2015]

Step 1: The k-map for four Yourables and it is

plotted according to given maxterms

Step 2: There are no isolated 0's




Step 3: All the o's have been grouped

Step 4: We get simplified equation.

 $F = \overline{ABC} + \overline{ABD} + \overline{AC} + \overline{ABD}$   $F = (A+B+\overline{C}) \cdot (A+B+\overline{D}) \cdot$ 

(A+c)· (A+B+D)



2. Design halfadder, full adder, half subtractor and Full Subtractor. [NOV/DEC 2015]
Half adder.

The circuit perform the addition of two binary digit is called half adder.

The truth table gives the relation between the input and output variables for half-adder

operation.


Truth table

1/ps { A _ B _ B	Half adder	-sum ? olps


Block schematic diagram

Inpo	ets	outputs				
A	В	Sum	carry			
0	0	0	0			
0			0			
	0	Yo	0			
	0	0	MAX			
1						

K-map simplification for sum and carry




Carry = AB



Sum =AB+AB

= A OB

Logic diagram.



Limitations:
In multidigit addition we have to add two bits along with the carry of previous digit addition, effectively such addition requires addition of 3-bits.

This not possible with haufadder.

Full adder.


A full adder is a combinational iranit that forms the arithmetic sum of three input bits.


It consists of three inputs and two outputs


## Truth table

I	inputs	Outputs				
A	В	Cin	Sum	arry		
0	0	0	0	0		
0	10 A	1	h 4 (9	0		
0	1	0	ł .	O		
0	1-1000	MI	-10 92	+ ar		
1	Q	0	XLL CO			
1	0	- I	0 1	4 1		
1	. 1	0	0	- N		
	1	1	1 State	14 (45)		

Block diagram







For Sum

arry

Cout = AB+ ACIN+ BCin Sum: ABCin + ABCin + ABCin + ABCin


= cin (AB+AB) + cin (AB+AB)

= Cin (A OB)+ cin (A OB)

= Cin (ABB) + Cin (ABB)

Sum = A & B & Cin

Implementation of full-adder



A full adder can also be implemented with two half adders

Cout = AB + A Cin + B Cin

= AB + A Cin (B+B) + B cin (A+A)

= AB+ ABCin+ ABCin+ ABCin+ ABCin


= AB (I+CPn + Cin) + ABCIN + ABCIN

= AB + ABCin + ABCin

= AB + Cin (AB+BA)

= AB + Cin (ADB)

Implementation of a fulladder with two half-adder second harfadder.



First half -adder.


Half subtractor

A half subtractor is a combinational circuit that subtracts two bits and produces their difference

Truth table

-		
inputs	Outputs	
AB	Difference	borrow
00	0	0
01	1	
10	6	0

K-map simplification for half subtractor.



For borrow

·Borrow = AB

for difference

Difference = AB+AB

=APB.

Logra diagram:

Limitations

Difference In multidigit subtraction we have to subtract two bits along with the borrow of previous digit subtraction

In Effective subtraction stequires three bits.

Full subtractor,

A full subtractor is a combinational circuit that performs a subtraction between three bits.

Truth touble.


1						
In	put	outputs				
A	B	Cin	D	Bout		
0	0	0	0	0.0		
0	0	1.				
0	1	0	:-1	34.		
0	1	1	0	1,		
1	0	0	1	0		
1	0	ſ	0	0		
1	(	0	0	0		
1	1	1	1	1		

K-map simplification.

A BCI	00	01	11	10
0	10	0	0	0
1	C	0		0


D=ABCin+ABCin+AB+Cin+ABCin

110 Promoha



Bout = ACin + AB+ BCin.

D = AB (in + AB (in +



A full substractor can also be implemented with two half subtractors


Bout = Ā Cin + ĀB + B CIN

= Ā Cin (BHB) + ĀB + B Cin (A+Ā)

= ĀB Lin + ĀB Cin + Ā B + AB Cin + ĀB + ĀB Cin - ĀB + Cin (ĀB + ĀB)

= ĀB + Bin (ĀB + ĀB)

Implementation of ball subtractor with two half subtractor




3. Binary to gray code converter [NOV MEC 2014]


The gray code is often used in degital systems because it has the advantage that only one bit in the numerical mepresentation changes between successive numbers.

Step 1: Truth table

BII	nary	cod	e		ray	code	
A	C	B	Å	013	G12	011	GIO
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	L	0	0	0	ŀ	1
O	0	1	1	0	0	1	0
0	1	0	0	0	t	1	0
0	1	0	1.	0	1	1	1
0		1	0	0	1	0	1
0	1	1	1	0		0	0
1	0	0	0	1	1	0	0
P	0	0	1 -	1	1	0	1
1	0	Ph	0	i	1	1	1
1	0	M	11	1	1	1	0.
,	1	0	0	GI	0	1	0
	1	1	0	1/1	0	0	14
1	1	1	1		10	0	0



Step 3: Draw the logic diagram.



Gray code to Binary code converter.
step 1: Truth table
Gray code Binary code
013 012 011 010 D C B A
0000000
10001111
1001110
11110110110
step 2: Using k-map.
8tep 2: Using K-map.  (13012 00 01 11 10 03661600 00 01 11 10 6363 00 01 11 10 6364 00 01 11 10
00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
01 10 0 00 01 11 10 0 0 0 0 0
1100000 11001111100000
100000000000000000000000000000000000000
For A for B for C For D $C = G_{13}G_{12} + G_{13}G_{12}$ $D = G_{13}$ $D = G_{13}$
A = (G13G2+G13G12)G1, OTO+(G13G2+G13G12)G1G2 = G13 D G12
+ (613612+ 613612) 61, 670+ (613612+613612) 61, 610
= (G13 D 012) G1, G10 + (G13 OG12) G1, G10
+ (43 DG2) G1, G10 + (G13 DG12) G1, G10
= (013 (012) (0, (0+011 (10) +
(G30012) (G1,00+01, G10)
= (43 002) (9050) + (4300) (4100)
= (G3 DG12) D (G1 (DG0)
B = (013 612 + G3 G12) G1 + (013 612 + G13 G12) G1
= (G13 GG2) G1 + (G3 DG2) · G1
= G13 A G12 A G1,

19

(24)

1

Design a 4-bit BCD to Binary code converter step 1: The truth table for BCD to binary converter

B4	B3	B2	Bi	Bo	E	D	c	B	A	
0	0	0	0	0	0	0	0	0	0	
0.5	0	0	0	1	0	0	0	0	1	
Ø.	0	0	1	0	0	0	0	-1	0	
0	0	0	1	1	0	0	0	1	1	
0	0	Ja	0	0	0	0	1	0	0	
Ö	0	1	0	1	0	ව	10	D	1_	
0	0	318	-1-	0	0	0	9	79	0	
0	0	1	1	1	0	0	1	1	1	
0	1	0	0	0	0	ł	0	0	0	
0	1	0	0	1	0	1	0	0	1	
	0	0	0	0	0	1	0	1	0	
)c	0	0	0	1	0		0	1	1	
1.	0	×0 ×	1	0	0	1	IX	0	0	
1-	0	0	1	1	0	1	1	0	1	
1.	0	1	0	0	0	U	1	10	0	
1.	0	1	0	X	0	1	ter	149	-4	
1-	0	1	1	0	(i)	0	PRODUCTION OF THE	0	0	
14	0	1	1	1	1	0	0	0	1	
1 <,	1	0	0	0	1	0	0		0	
11	1	0	0	11	1	0	0		11	

8	'tep	2!	USIR	9	K-I	may	8	imp	lifi		don.	B=	=0		BiBo		B=	19.4	1
- 6	Bo BiBo	BiBo	=0 B1B0	BiBo	BiB BB2	00	014	11	10 1	B1B0	00	014	11	10	B3B2	00	01		10
B3B2	0	1	l	0	00	6	1	1	0	00	0	0	1	1	00	1		0	6
$ B_3B_2$	0	1	1	0	0)	0		1	6	01	0	0	1	1	01	l	1	6	0
B3 B2	×	×	×	X	11	×	×	×	×	11	×	×	×	×		×	×	×	×
B3B2	novement (and contracted	1	X	×	to	0	i	×	×	10	0	0	X	×	10		1	×	X


For A

A = Bo

For B  $B = B_1 \overline{B_4} + \overline{B_1} \overline{B_4}.$   $= B_1 \oplus B_4.$ 

Design	a Abit BCD to	Excess 3	converter. [NOVIDEC 2015],
	: Truthtable.	* ************************************	[APRIL/MAY 2012]

Decimal	B3	B2	Bi	Bo	E3	E2	E,	Eo
0	0	0	0	0 0	0	0	1	1
1	0	0	0	1	0	1	0	0
2	0	0	of	0	0	1	0	1
3	0	0	11	10	0	1	1	0
4	Ð	1	0	0	0	1	1	P
5	0	1	0	01	1	0	0	0
6	0	1	0-1	0	1	0	0	1
7	0	1	1	1	^	0	1	0
8	1	0	0	0	(	0	1	1
9	1	0	0	19	1	P	.0	0




4/1

20


4. Design a 4-bit Excess-3 code to BCD code converter. Step 1: Truth table.

£3	£2	E	Eo	B3	B2	Bi	Bo
0	0	1	01	0	0	0	0
0	1	0	0	0	0	0	1
0	1	0	1	0	0	1	0
0	1	1	6	0	0	1	1
0	1	11	1	0	1	0	0
6	0	0	0	0	1	0	01
1	0	0	1	0	1	1	0
1	0	1	0	0	1	1	1
1	0	1	5	1	0	0	0
1	1	0	0	1	0	0	1



Downloaded From: www.EasyEngineering.net


Excess-3 code



## Decoders

decoder is a multiple-input, multiple output logic circuit comés converts coded input into coded outputs.

A decoder which has an n-bit binary number (or) code and a one activated output out of an output code is called



binary decoder.

	Input			Outputs				
	6N	A	B	1/3	Y2	Y,	Yo	
-911	0	X	X	0	0	0	0	
1	i	0	0	0	0	0	1	
		0	1	0	0	1	0	
-	1		0	0	1	0	0	
-	1	1	9	1	0	0	0	

Applications.

\* code converters & Implementation of combina-Honal circuits


Address decoding 2 BCD to 7-segment decoder.

Implement the function FCP, 217,5) = 5(0,1,2,4,7,10,11,12)

decoder. [Novi DEC 2014] Step 1: connect function variables p\_

as inputs to the decoder

step 2! Logically OR the outputs correspond to present minterms to obtain the output.



## UNIT-III SYNCHRONOUS SEQUENTIAL CIRCUITS TWO MARKS

## 1. What is the operation of RS flip-flop? & Disadvantages (May 2014)


When R input is low and S input is high the Q output of flip-flop is set. When R input is high and S input is low the Q output of flip-flop is reset. When both the inputs R and S are low the output does not change. When both the inputs R and S are high the output is unpredictable.

The **disadvantage** of the **SR flip-flop** is that both inputs shouldn't be HIGH when the clock is triggered. This is considered an invalid input condition, and the resulting output isn't predictable if this condition occurs

### 2. What is edge-triggered flip-flop?(Nov 2015)

The problem of race around condition can solved by edge triggering flip flop. The term edge triggering means that the flip-flop changes state either at the positive edge or negative edge of the clock pulse and it is sensitive to its inputs only at this transition of the clock.

### 3. Draw the state diagram and truth table of SR flip flop. (Nov 2015)



## 4. Draw the excitable for the conversion of T to D flip flop. (Nov 2014 & May 2015)


Input			Flip-flop input
O	Qn	Q <sub>n + 1</sub>	T .
0	0	0	0
0	477	0	***
¥ a	0	1	***
1	Pro-	1	0

### 5. Draw the truth table for JK flip flop (May 2013)

,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	К	$Q_{n+1}$	Action
0	0	$Q_n$	No Change
0	1	0	RESET
1	0	1	SET
1	1	Q,′	TOGGLE

### 6. Give the characteristic equation and state diagram of JK flip-flop. (May 2012)

Characteristic equation  $Q_{n+1}=J Q'_n + K' Q_n$ 



### 7. The JK flip-flop is an universal flip-flop. Justify. (Nov 2012)

The JK flip-flop is called an universal flip-flop because it can be easily configured to work as any other flip-flops such as T flip-flop, D flip-flop and SR flip-flop.

### 8. Define sequential circuit? (May 2014)

In sequential circuits the output variables dependent not only on the present input variables but they also depend up on the past history of these input variables.

### 9. Give the comparison between combinational circuits and sequential circuits.

Combinational circuit	Sequential circuit	
When the logic gates connected together to	The output is not only depend upon the	
produce specified output for the specified in put	input variables and also depend upon past	
variables.	history of the input variables.	
Combinational circuits are not have storage	Sequential circuit have storage elements	
elements		
There is no clock pulse	It have clock pulse	

10. Difference between Moore and Mealy Model.(Dec 2014)

oore Model	Mealy Model		
Its output is a function of present only	It output is a function of present state as		
	well as present input.		
Input changes does not affect the output	Input changes may affect the output of the		
	circuit		
It requires more number of states for	It requires less number of states for		
implementing same function	implementing same function		

11. Give the comparison between synchronous & Asynchronous counters. (May 2012, 2011)

Asynchronous counters	Synchronous counters
	In this type there is no connection between output of first flip-flop and clock input of the next flip – flop
flipflop	
All the flip-flops are not clocked Simultaneously	All the flip-flops are clocked simultaneously

#### 12. Define race around condition

In JK flip-flop output is fed back to the input. Therefore change in the output results change in the input. Due to this in the positive half of the clock pulse if both J and K are high then output toggles continuously. This condition is called race around condition.

### 13. Define Dead lock. How it is avoided? (May 2012) (Nov 2014)

In a counter if the next state of some unused state is again an unused state and if by chance the counter happens to find itself in the unused states and never arrived at a used state then the counter is called dead lock conditions or lock out conditions.

To avoid lockout, the counter should be provided with an additional logic circuitry which will force the counter from an unused state to the next state as initial state.

### 14. How many flip-flops are required to design mod 25 counters? (May 2013)

 $2^{n} \ge 25$  n=5

Thus, 5 flip flop are required to design mod 25 counter.

#### 15. Write the rules followed by state assignment (May 2015)

- 1. States having the same Next states for a given input condition should have assignments which can be grouped into logically adjacent cell in a K-map.
- 2. State that are the NEXT states of a single state should have assignment which can be grouped into logically adjacent cells in a K-map.

### UNIT-3

1. Explain the circuit of a SR tlipplop and explain its [NOVIDEC 2014] operation.

Fliptlop is a one bit memory cell that has only two states either logic o' (or) logic 1:

Types of flipflop:

\* Set - Reset tlip flop (SR)


\* Data flip flop (D)


\* Jump and Kick flipflop (JK)

\* Toggle flipflop (T)

SR Flipflop

The circuit output responds to the s and R inputs only at the positive (or) negative edges of the clock pulse. At any other instants of time, the SR flipflop will not respond to the changes in input.





SR flipflop using NAND gates SR flipflop using NoR gates

Case 1: If S=R=0 and the clock pulse is applied, the output do not change, ie. ant = an. This is indicated in the first you of the truth table.

case 2: It s=0, R=1 and the clock pulse is applied, ant =0. This is indicated in the second you of the truth table.

cases: It S=1, R=0 and the clock pulse is applied, Qn+1=1. This is indicated in the third row of the truth table.


case 4: It s=R=1 and the clock pulse is applied,
the state of the flip flop is undefined and
therefore is indicated as indeterminate in
the fourth row of the truth table.

Truth table

-	CIK	S	R	Qn	antl	State
- The second second	1	0	0	0	0	No change
	1	0	0	ŀ	1	No charge
-	1	0	1	0	0	Reset
	1	0	1	1	0	Klsec
	>1.	1	0	0	1	Set
	P	1	0	1	1	Sec
	1	Upp		0	X	Indeterminate
	1	1	1	1	X	Huele minate
	00	×	X	0	0	No change
	0	^	-	-	manuscrate and	The second secon


8	R	an	anti
0	0	an	an
0	l	an	0
1	0	Qn	1
ı	1	an	X

charateristic equation.



antl = S+Ran

Logic symbol




Excitation table

an	Qnti	S	R
0	0	0	X
0	1	ı	0
ļ	0	0	١
1	. 1	X	0


Jk flipflop [APRIL/MAY 2015].

The uncertainty in the state of an SR flip-flop when S=R=1 can be eliminated by converting it into a Jk flipflop:

J S=Ja SR A CLK



JK flipflop using SR flipflop



case 1: J = k = 0, output does not change when J = k = 0, s = R = 0 and according to truth table of six flip-flop there is no change in the output

case 2: J=1 and k=0 ie set state

when J=1, k=0. and according to truth table

of SR Hip-Hop it is set state and the


output Q will be 1.

case 3: J=0 and k=1 ie reset state

when J=0, k=1 and according to truth

table of SR tliptlop It is reset state

and the output a will be 0.




Qh	J	K	antl	State
0	0	0	0	No change
0	0	1	0	0
0	l	Ö	1	Set
0	1	1	1-	
1	0	0	0	Reset
1	0	1	0	Reser
1	1	0	1	totale
1	1	. 1	0	Toggle

	J	K	Qnfl
	0	0	Qn
	0	1	0
	1	0	1
	l	1	an
1			

case 4: J=k=1, toggles the fliptop output.

characteristic equation.

anti = an j + an k = Jan + Kan JK flipflop using NAND gates



Race-around condition


\* when J= K=1, the output goes to toggle either from

o to 1 or from 1 to 0.

\* Initially Q=0 and J=k=1 after a time interval st equal to the propagation delay, the output will change to 1. and after another time interval of st the output will change back to o [: 0=0]. This toggling will continue until the flipflop is enabled. At the end of clock pulse the fliptlop is disabled a is uncertain. this situation is referred to race around condition. Master-slave JK flip-flop

\* It consists of clocked ik fliptlop as a master and

clocked Jk tlip-tlop as a slave. \*The output of the master tliptop is bed as an input to the | k a



slave tlip-tlop. \* clock signal is connected directly to the master tlipflop, but it is connected through inverter to slave blipflop.

\* When J=K=0, the output of master remains same at the tre clock and the output of slave also remain same at negative clock pulse.

\* When J=k=1, mouster toggles on the tre clock and slave the copies the output of master at -ve clock.

\* When J= 1 and k=0, Master set +re clock. Slave sets copying the action of master at -ve clock. \* when J=0 and k=1, Master reset on tre clock. slave reset again copying the action of master

at negative (-ve) clock pulse.

2.(i) Design and implement a synchronous decade counter (or) MOD-10 counter using T flipflop. [NOVIDER 2015]

Step 1: Determine the number of flip-flops needed.

 $2^n \geq N$ 


Since N=10, n=4 ie. 4 flipflops are required.


Step 2: T flip flops to be used.

step 3: Determine the excitation table for counter.

an	ant)	T
0	0	0
0	2.1	1
A.	0	1
12	SIL	0

Pres	ent	stati	e	Next state			Flip	Flipflop Inputs			
D	C	B	A	D+	ct	B+	A+	TD	Ta	TB	TA
00000000	00000	00000	0 1 0 1 0 1 0	00000001	0 000-1-1000	0000	-0-0-0-0-	0 - 0 0 0 0 0 0 0	000-000-0	0-0-0-0-0	
ŀ	0	0	1	O	0	0	0	1	0	0	1
l	0	f	0	×	X	X	×	×	×	×	X
L	0	1	1	×	×	×	×	×	X	×	×
1	1	0	0	×	×	×	X	×	×	×	×
1	1	0		×	X	×	×	×	×	X	X
1	1	1	0	×	X	×	X	×	X	X	X
1	1			X	X	X	X	X	X	X	X





(ii) Design and implement a asynchronous decade counter (or) BCD ripple counter using T flipflop.


soln!

Step 1: Determine the number of flipflops needed.

277 N : We need 4 flipflops.

step2: T flipflops to be used.

step 3: write the truthtable for the counter.



30. Design a synchronous counter for 4,6,7,3,1,4...

Avoid lockout condition. Use Jk type design.

soin!

Step 1: State d'agram. (2) (5)

step 2: Determine the number of flipflops needed,

Maximum count 7, We need 3 flipflops.


Step 3: It type flipflops to be used.

8tep 4: Determine the excitation table for the counter.

an	Pant	t	K
0	0	0	X
0		l	X
l	0	X	71
	1	X	10

JK flipflop excitation table.

Pre	sent		N.	ext		Flipflop inputs					1
A	В	C	A+	B+	ct	JA	KA	TB	KB	Je	Kc
0	0	0	0	0	- 1	0	X	0	×		X
0	0	İ	į.	0	0	Ĺ	×	0	X	×	
0		0	0	l		0	×	×	0		X
0	L	1	0	0	Property Characteristics	0	×	×	)	$\times$	0
1	0	0	t	l	0	×	0		×	0	×
L	0	1	1	t	0	X	0	Control of the Contro	X	×	1
1	l l	0	1	t	1	×	0	X		1	×
1	and the state of t	1	0	l	1	×	l	X	0	×	0



3(ii) Design a synchronous counter tor 4,6,7,3,1,4,...
using JK flipflop. [NOVIDEC 2013]

Soln!


Step 1: Determine the number of flipflops needed. Maximum count 1, We need 3 flipflops.

Step 2! Ik type fliptlops to be used.

step 3! Determine the excitation dable for the counter.

an	any	7	K
0	0	0	X
0	1	1	X
01	0	X	1
l	PL	X	0
			4

Pres	Present			Next			Flipflop inputs				
A	B	c	At	B+	et	JA	KA	JB	KB	Jc	Kc
0	0	0	X	X	×	×	X	X	X	X	X
0	0		1	0	0	1	X	0	X	X	1
0	A E	0	X	X	×	X	×	X	×	X	X
0		J.	0	0	, al . a	0	X	X	1,2	X	0
l	0	0	1	1	0	X	0	l	X	0	X
l	0	1	X	×	×	X	×	× ×	X	×	×
l		0	l	1	1	×	0	×	0	t	X
L		1	0	-		X	1	X	0	X	0
Miles and the second		Charles Control of the Control of th	-		-						



4(i). A sequential circuit with &D FFs A and B and input X and output y is specified by the following next state and output equations.


A(tH) = AX+BX

BC+H) = A'X

 $Y = (A+B)X^{\dagger}$ 

Draw the logic diagram, derive the state table and derive the state diagram. [NOVIDEC 2015] [MAY/JUNE 2012] Soln:

step 1: Logic diagram



Y= (A+B)X

Step 2: Plot the next state map for each tlip-flop

X	0	1	
AB 00	0	0	
01	0	١	
10	0	1	
11	0		

 $A^{\dagger} = A \times + B \times$ 

-	pt
for	D

AB	0	1
00	0	١
01	0	١
10	0	0
11	0	0
1	COLUMN TO SERVICE DE LA COLUMN TO SERVICE DESTRUCTURA DE LA COLUMN TO SERVICE	-

 $B^+ = \overline{A} X$ 

Step 3! Plot the transition table

Pres	ent	1	Vext s	Out	put		
state		X=0		X=1		X=0	X=1
A	В	A+	B+	A+	Bt	Y=CA	HB) X
0	0	0	0	0		0	0
0	ļ	0	0	1		1	0
1	0	0	0	I	0	1	0
1	1	0	0			T at	


Step 4: Draw the state table

By assigning a=00, b=01, c=10 and d=11

write state table from the transition table


0	Next s	output Y		
Present	X=0	X=1	X=0	X=1
	At Bt	A+ B+	10	0
a	a	b		0
Ь	a	d		0
C	a	C		
d	a	C		0

step 5: State diagram



(ii)

Design a synchronous sequential circuit specified by a state diagram using D flipflop.



Soln!

Step 1: Plot state table

Dogwood	Next state		output Y	
Present	x=0	X =1	X=0	X=1
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	A+B+	A+ B+		
a	a	6	0	0
b	a	d	1	0
C	a	c	1	0
d	a	C	107	0


Step 2: Plot the transition table


	1	Next state			Output y		
Present		X=0		X = 1		X=0	X=1
A	B	A+	B+	At	Bt	Y= CA	HB) X
0	0	0	0	0	1	- A O T	0
0	1	0	0	1	1:	١	0
1	0	0	0	1.0	0	1 -	0
	1	0	0	1	0	1	0


### Step3: Excitation table

Qn	8n+1	B
0	0	0
0	1	1
1	0	0
1	1	1


Prese	ent	ip	Next State		Next Flipflop State		Output
A	В	X	A <sup>+</sup>	Bt	DA	DB	Y
0000	0000-	0-0-0-0-0	000-0-0-	0-0-0000	0 0 0 - 0 - 0 - 0	0-0-0000	0-0-0-0







5. To neduce the number of state in the following state diagram. [MAY/JUNE 2013]




Soln! Step 2: State table

Present	Next	state	Output		
State	X=0	X=	X=0	X=1	
a	6	C	0	0	
h	d	e	12	On	
CA-	C	d	0	1	
	a	d	0	0	
0, 4		d	0	19	
X					

Step 2: Reduced state table

step3: Reduced State diagram

Present	Next 8	state	Ou	tout
State	X=0	X=1	X=0	X=1
a	Ь	C	0	0
b	d	C	l l	0
G	C	d	0	1
d	a	d	0	0



## 6. Explain in detail about shift Hegister and it types.

## SHIFT REGISTERS [APRIL/MAY 2015]

\* A register capable of shifting the binary information held in each cell to its neighboring cell, in a selected direction is called shift register.

\* The logical configuration of a shift register consist of a chain of flip-flops in cascade, with the output of one flipflop connected to the input of the next flipflop.


\*All flip-flops receive common clock pulses, which activate the shift of data from one stage to next.

\* The shift negisters are classified as.


- 1. Serial In Serial Out (3150)
- 2. Serial In Parallel Out (SIPO)
- g. Pariallel In Serlal Out CP130)
- 4. Parallel In Parallel Out CPIPO)

SISO shift Register.

\* In a SISO shift 91egister data is entered and retrieved in serial fashfon with clock.



\* The logic diagram of a 4-bit 3180 Shift register using Ix flip-flop. Xi is input and Yo is output of the shift register.



Operation.

\* The inputs of flip-flops D,C,B and A are Xi, QD, QC,QB and QA

The flip-flop input oll.

Initially the Shift negister is cleaned.

\* QD QC QB QA = 0000 and input x=1

The negative edge of the first clock pulse, the Phput data is entered into the flip-flop and the end of the clock pulse

dock pulse

& QD QC QB QA = 1000 and x=1

The negative edge of the sewond clock pulse, the input entered and at the end of sewond clock pulse, ADD a QB QA = 1100 and input X=1100 and

\* The regative edge of the third clock pulse QD QC QB QA = 1110 input X =0.

\* The negative edge of the fourth chock pulse.


# The add ad a = 0111

\* Once the data is read, It will be lost.

tope lingram of a 4.6th sise shift

Downloaded From : www.EasyEngineering.net


### Serfal In Parallel Out (SIPO)



In a SIPO Shift negister, dotta is entered into the negister in serial fashion as in S180 shift negister and read from the Shift negister in parallel fashion.

Buallel in Serial Out register (PISO)

\* porta are entered simultaneously into the flipflop and produce output in serial fashion.



The 4 parallel tinput it has A, B, C and D. It has a combrol input called shift load time.

\* when shift/toad is high the AND gate G1, 512 and G3 are enabled.

\*when shift/Load is high the work as a secial in

Operation.

\* Assume the Input 1101,

\* First input is 1' clock is applied. Now QA=1 - This is applied to AND gate 614, The other input of 014 is 1

64 output is given to or gate.

\* OR gate output is given to next fliptlop. In this same fashion remaining circuit constructed, now DA=1 \*Now next input o is given to in serial fashion.

After each clock one bit is given after all the input is given the output is obtained at QA QB Qc QD assume example = 1011.

et w		F 14 T 108		4			,
CIA	shift	serial.	input	, QD	Qc	QB	QA
0	10	Ø	8	0	0	0	0
1		2	4	1	0	0	0
2	2			1	İ	0	0
3	3 0	0		0	1	1	$\bigcirc$
A	4	A.I.	13	776	0	1	1:

Parallel Out De CPI PO) in Class

The circuit which accept the n-bit data at a time and produce the same (or) different data at time on the type of flip ftop

\* Once the register gets the data. When clock pulse is applied. The same data for & fliptop (oi) different for data other tliptop will produce in the output,

Downloaded From: www.EasyEngineering.net


Ti). Realize T flipflop using JK blipflop [NOV IDEC 2015] Step1: The excitation table for JK flipflop.

$Q_n$	anti	1	k
0	0	0	×
0	1	1,6	X
- 1	0	X	1
1	1	X	0

Step 2: Jk flip-flop to T blipflop conversion


Input	Present	Next	Plip flop 1/p			
T	State	ant1	T	K		
019	10	0	0	X		
0	150	NA	X	0		
1	×0 1			X		
1	461	0	X	7		
X				R.C		

step 4: Logic diagram.



701) Design a sequence detector to detect the sequence 101 using D. flip-flop. [APRIL/MAY 2015] [NOX 1 PFC 2015] The specified input sequence can be detected using a sequential machine called sequence detector.

Step 1: State diagram. step 2: State table



Present	Next	State	Output		
State	X=0	X=1	X=0	X=1	
a	a	b	0	0	
) b. Y	c	b	0	0	
C	a	b	0	1	

Step 3: State assignment Assign state


a=00, b=01, c=10

-	Present		Next	state "	Output		
1	State		A	'Bt	Z		
- Contraction	A	B	X=O	X=1	X 20	X=1	
-	0	0	00	01	,0	0)	
	0		10	01	0	0	
	1	0	00	01	0		

step4; Simplify using K-map

	FOR	AT		For	B		FOY	2
AX	0	Y	X	0		AB	0	1
00	0	O	00	0	TI	00	0	0
×01		0	01	0	1	01	0	0
111	X	*	11	X	X	11	X	X
10	0	0	lo	0		10	0	
A	+=1	BX		Bt	= X		乙二	AX

Step 5: Logic diagram



# UNIT-IV ASYNCHRONOUS SEQUENTIAL CIRCUITS & PROGRAMMABLE LOGIC DEVICES TWO MARKS

### 1. Draw the block diagram of asynchronous sequential circuit. (May 2011)




Figure 1: Asynchronous Sequential Circuit

#### 2. When does race condition occur? (May 2013, Dec 2012)

Two or more binary state variables change their value in response to the change in i/p variable

#### 3. What is hazard? And cause for essential hazards, types of hazards. (Nov 2011)

Hazard-unwanted switching transients

Essential hazard- unequal delays along 2 or more path from same input

Types- 1. Static hazard 2. Dynamic hazard

#### 4. Define primitive flow table. (May 2013, May 2012, May 2011)

It is defined as a flow table which has exactly one stable state for each row in the table. The design process begins with the construction of primitive flow table.

#### 5. Define PROM. (Nov 2015, May 2015)

PROM is Programmable Read Only Memory. It consists of a set of fixed AND gates Connected to a decoder and a programmable OR array.

#### 6. What is the drawback of asynchronous sequential machines. (May 2014)

Asynchronous circuit responds to all the transient values and problems like oscillations, critical race and hazards. So asynchronous circuits are difficult to design.

#### 7. What is the difference between flow table and transition table (May 2013)

The difference between flow table and transition table is that the internal states in flow table are symbolized with letters whereas internal states in transition table are represented by binary numbers.

## 8. How does the operation of an asynchronous input differ from that of a synchronous input? (May 2012)


In synchronous sequential circuits, memory elements are clocked flip-flops. Hence input signals can affect memory element at any instant of time.

In asynchronous sequential circuits, memory elements are either un-clocked flip flops or time delay elements. Therefore in asynchronous sequential circuits change in input signals can affect memory element at any instant of time.

#### 9. Write the advantages of PLA. (Nov 2012)

- It's costliest and complex than PAL and PROMs.
- Both AND and OR arrays are programmable.
- AND array can be programmed to get desired minterms.

#### 10. Draw the block diagram of PLA. (Nov 2014)



#### 11. Compare Pulse mode and fundamental mode. (Nov 2015)

ndamental mode	lse mode
ly one input variable can change at a given time	ses should not occur simultaneously on two or more input lines.
uts are levels and not pulses	e input variables are pulses instead of levels

#### 12. What is turing machine. (May 2014)

A turing machine is a general example of CPU that controls all data manipulation done by a computer, with the canonical machine using sequential memory to store data.

A finite state machine is the mathematical model of computation used to design both computer programs and sequential logic circuits. It is conceived as an abstract machine that can be in one of a finite number of states.

#### 13. What are the significance of state assignment? (Nov 2015)


In synchronous circuits state assignments are made with the objective of circuit reduction. In asynchronous circuits objective is to avoid critical races.

#### Techniques:

- 1. Shared row state assignment
- 2. One hot state assignment.

Fundmental model problem.

1. Analyze the fundamental mode asynchronous sequential circuit



Soln:

: Determine next secondary state and output quations.  $X_1^+ = X_0 I_1 + X_0 I_0 X_1$ ,  $X_0^+ = X_0 I_0 I_1 + X_1 I_0$ ;  $Z = X_0 X_1 I_0$ 


construct state table

Pres	sent :	total	State		ext to	tel sto	stable Total	1/2	
See 10.	relovy	Inp	tts	Next- secor star	day	Inp	ets.	state Yes 1 No	
XI	Ko	II	Io	XIX	Xo	I	To	•	
0	0	0	0	0	0	0	0	Yes	.0
· 0	0	0	~1	0	0	70	1	403	0
	0	1	0	0	0	Ke	0	yes	0
0	0	i	1	0	0	1	10	Yes .	0
0	1	0	0	t	0	0	0	No.	0
0	1	0	1	1	0	0	1	No	0
0	1	l	0	0	0	t	0	NO	0
0	1	1	1	a	1	(	1	Yes	0
t	0	0	0	0	1	0	0	No	0
. 1	0	0	1	0	0	0	1	No.	0
	0	1	0	0.		t	0	No	0
1	0	1-1	71 4	0	0	. (	1 3	No	0
1	1	0	0	t	1	0	0	yes	0
1	1	0	. 1	L	0	0	1	No	1
1	l	I	0	0	· ·	1	O	No	0
1	1	1	1-	F	1	L	1	YES	T

R	ep 2	2 1												,	C SA			- 1	Co		1	-		
Tile	00	01	11	10	II To	00	DI	11	10 ×	IX:	To	01	l f	16	3.6	Po or	401	.11	10		00	0	11	10
XIX	. 0	0	0	0	00	0	0	0	0	00	0	0	0	0	XIXO	200	60	00	60	00	0	0	0	0
01	1	t	0	0	0)	0	0	01	0	01	0	0	0	0	701	10	10	01	00	01	_	_	0	_
1/	t	1	1	6	11	1	0	1	1	11	0	1	1	0	11	(11)	in		01	11	0	-	1	
10	0	0	0	0	10	1	0	0	1	10	0	0	0	0	10		MO	00	0.4	10			-	
-		×o *	61	ocle	2 970	pre	x <sub>1</sub>	t	sto	واط		& 84	ite		Unst		24.54	ate	, ,	EasyEng	einee	ス	net	-

Pulse mode problem. [NOV/PEC-2013]

3 Analyze the pulse mode circuit shown in fig. Determine flow table and state diagram.



slon:

step 1: 
$$J_A = X_1 A$$
;  $K_A = X_2 B$ ;  $J_B = X_2$ ;  $K_B = \overline{A} + \overline{B}$ ;  $Z = AB$ 

Step 2: Jk flipflop characteristic equation.

$$Q_{n+1} = J\overline{Q_n} + \overline{K}Q_n$$

$$Q_{A+1} = J_A\overline{Q_A} + \overline{K_A}Q_A = X_1A\overline{A} + (X_3+\overline{B})A \Rightarrow (X_3+\overline{B})A$$

$$Q_{B+1} = J_B\overline{Q_B} + \overline{K_B}Q_B = X_2\overline{B} + (\overline{A}+\overline{B})B \Rightarrow X_2\overline{B} + \overline{A}B$$


Step 3: construct the state variable transition table.
Pulse input variables

		ruse	- ary	at validables
AB	XI	X <sub>2</sub>	X3	(X3+B)A = QA+1
00	00	01	00-	$\rightarrow X_2\overline{B}+\overline{A}B=QBH$
01	01	01	010	7 Z=AB.
11	00	00	10	
10	100	110	00	n, Keprise Inno


step 4! Derive the flow table and state diagram.

The best of		P	else	input	t
$00 \rightarrow S_0$	AB	XI	×2	X3	-
01->51	So	30	SI	So	
61-752	Si	31	51	SI	
10 → S <sub>3</sub>	S2	50	So	S3 1	
	83	53	32	53	


state table.




2. Design an asynchronous sequential circuit that has two input X, and X2 and one output Z. when X1=0, then output Z is o. The first change in X2 that occurs while X1 is I will cause output Z to be 1! The output Z will remain: until X1 return to 0. [Novipec-2015] [APRILIMAY 2015] Step 1: State diagram. Step 2: Primitive flow table



Step 3: State reduction using Merger graph



step4; reduced flow table



The merger grouph gives two compatible poins as a set of maximal compatibles

(A,B) 730

(C,E) 731

(DIF) 782

Present	next state /outputz								
Cittle	00	01	11.	10					
So		\$5,0							
Si	So, -	S2,-	5,0	50,0					
S2	So, -	3,1	(52),1	S1,-					

Step 5; State Assignment

Now if we assign & >00,

Si >01 and S2 >10 then.

One more state \$3 >11 to


prevent critical race

during transition of Si>52

(Or) \$2>51. By introducing


S3 the transition Si>52 Gr)

S2>51, are routed through S3.



```
=
       ASYNCHRONOUS DESIGN
                                PROBLEM.
 3. Problem:1
            Develop the state diagram and primitive flow table for a
 3
      logic system that has two inputs, x and Y, and a single
 7
      output z, Initially both inputs and outputs are equal to o.
 3
      whenever x=1 and Y=0, the z becomes 1 and whenever x=0
 3
      and Y=1, I becomes o when inputs are yero, X=Y=0 (or)
      inputs are one x=Y=1, the output z does not change; it
 3
      remains in the previous state. [HOVIDEC 2015]
 7
      Soin!
 -
                        XY = 00; z=0 (Initial state)
        sty: 1 × 42
 6
                        xy = 01 ; 7=D
                                  ; 7=1
                        xy = 10
                        xy = 11 ; Z=1 ( Previous state)
 7
Comment of the same
                        XY = 00 ; X = 0 \rightarrow A
             STATE A :
                        7
                                 ; z=1-x0
                       xy = 10
                                 ; Z=0 -B
Col
             STATE B
                           = 01
                       XY
                                 ; z = 0 - D
Cor
                       xy = 11
                                 ; I = 0 ->A
                       xy = 00
7
                                 ; Z=1 +0
                       XY = 10
               STATEC
                                 ; Z=1 >E
                           = 11
                       XY
1
                                 ; z=170
                       XY = 00
TIES
                                ; z=0→®
               STATED XY
                           = 11
Co-
                                ; Z=0-7B
                       x,y = 01
The same
                                  ノ エニ10 十届
                       XY
5
                                1 7=1-XE
                STATE £ XY = 00
中国中国
                                   z = 0 \rightarrow B
                          =01
                                   I= 1-x0
                                 ; Z=1-XE
                STATE F XY = 11
                        xy = 01 ; Z= 0 -18
                                ; Z=1 -xc
                        XY = 10
TO
TO THE
```

No.



## 4. Explain in detail about mares and how to minimize races;

## Race free state assignment [Nox 1DEC-2014]

\* The state assignment step in asynchronous circuits is essentially the same as it is for synchronous circuits, exept for one difference.

\* In synchronous circuits, the state assignments are

made with the objective of circuit reduction.

\* In asynchronous circuits the objective of state assignment is to avoid critical races.

Races and cycles.

\*when two or more binary state variables change their value in response to a change in an input variable, race condition occurs in an asynchronous sequential circulit.

\* In case of unequal delays, a race condition may cause the state variables to change in an unpredictable manner.

\* For example if there is a change in two state variables due to change in input variable such that both change from 00 to 12.

\* In this situation the difference in delays may cause the first variable to change taster than the second resulting the state variable to change in sequence from oo to lo then to 11.

\* On the other hand, it the second variable changes faster than the first, the state variable change from

oo to oland then to 11.

\* It the final state state that the circuit reaches does not depend on the order in which the State variable changes, the race condition is not. harmful and it is called a noncritical race.

\* It the final stable state depends on the order in which the state variable changes, the race condition is harmful and it is called a critical race. such critical races must be avoided for proper operation.

### Non Critical race.

\* The transition tables in which X is a input Variable and 4,42 are the state variables.

\* consider a circuit is in a stable state 4,42x=000

and there is a change in input from 0 to 1.

\* They can either charge simultaneously from oo to 11, or they may change in sequence from 00 to 01 and then to 11, or they may change in sequence from so to lo and then to 11.

ca.cc			
ΞX'.	9,92×	0	1
	00	60	U
	01		111
	11	HD.	1
	10		III

X	0	1
9192	00	•11
01		11
11		10
10		10

Possible transitions 00->11

00 701 ->11

possible	transition
00-9	
00 7	10 711 710
00	

### (ritical Races.

\*consider a circuit is in a stable state 41427 =000

and there is a change in input from o to 1.

\* It state variable change simultaneously, the final stable state is 9142x=111: 00

\*It y2 changes to 1 before y, because of of unequal propagation delay, then the circuit goes to the stable state 011.

01) (11) 11 (10) 10

\* on the other hand Yi changes taster than 1/2, then the circuit goes to stable

Possible transitions 00701 00 7010

State 101.

\* The race is criffcal because the

00711

circult goes to different stable states depending on the order in which the states variable change.

Cycles.

\* A cycle occurs when an asynchronous crownt makes a transition through a series of unstable states.

When a State assignment is made so that it Introduces cycles, care must be taken to ensure that each eycles terminates on a stable state.

\*A cycle does not contain a stable state, the circuit will go from one unstable state to another, until the inputs are changed. Such a sitination must always be avoided when designing asynchronous circuits-

\* Two techniques are commonly used too making a critical race free state assignment-

1. Shared now state assignment 2. One hot state assignment.

Shared row State assignment.

\* Races can be avoided by making a proper binary ausignment to the state variables.

\* The state variables are assigned with binary numbers in such a way that only one state variables can change at any one time when a state transition occurs,

\* It is necessary that states between which transition occur be given adjacent assignments. B=01

\* Two binary values are said to a=00 be adjacent it they differ in only one vaurable.

\* For example 110 and 111 are adjacent because they differ only in the third bit. VC=11

\* This assignment will causes a critical race during the transition from a to c. because there is two changes of binary state variables.

0=90 Downloaded From ! www

€ Transita
diagra

\* A race free assignment can be obtained by introducing addition binary states say d' coith binary value lo' with the adjacent to both a and c.

00710711.

\*which satisfy the condition that only binary variable changes during each transition. thus avoiding critical race. this technique is called as shared raw state assignment

One hot state assignment.

\* The one hot state assignment is an another method for finding a race free assignment.

\* This method only variable is active or hot for.

each now in the original flow table.

\* Additional rows are introduced to provide single Variable changes between internal state transitions.

1 1													-	THE RESERVE AND PARTY OF THE PERSON NAMED IN COLUMN 2 IS NOT THE P
	81	ate.		ir	put		15	1000	ables	. 0-	i	nput	XIX2	
	Vau	ables	state	×	· ix	2	130			state	00	01	11	10
	F F3	長 开		00	01		기무	13 ta	F2 F1	A	0	BE	d‡	¢F
	00	0 1	A	A	B	03	इ व	00	0 1	B	AF	(B)	T'	D
	00	10	13	A	B	CI	黄	00	10	c	KP	BG	(8)	(0)
	01	00	C	A	B	@ @	वे (	01	00	D	(B)	BH	· LI	(D)
	10	00	D	(3)	B	c (	S	10	11	E	A	В	_	
	-	مام				1	700	00	01	F	A	-	C	C
		\$ 1000	table				नु	0 1	10	G	-	B	C	C
>	AA	trans	Hon	fre	m		0	01	10,	H		a		P
0	tato		State	E	3			10	10	7		0		
7	dus	W						1 1 1	n m				C	-

changes, Fi from 1 to 0 and F2 from 0 to 2.

\* By directing the transition A to B through a new You & which contains is whose both states A and B. have 1R.

\* The require only one state variable change from transition A to E and then from transition & to B.

\* This permit the race tree continuous transition between 4 and B. Remaining state rawable similar the same. 5. Implement the following function using PLA [APRIL/MAY 2015]  $A(x,y,z) = \mathcal{E}(1,2,4,6)$   $B(x,y,z) = \mathcal{E}(0,1,6,7)$   $c(x,y,z) = \mathcal{E}(2,6)$ 


Soln: To determine the truth table step1:

X	Y	Z	A	B	C
000001111	0000	0-0-0-0-	00-0-0	00000	00-000-0

x 22	00	01	11	10
0	0	0	0	
7-15	0	0	0	11
	C	=-4	Z	

Step3. Program table


		L	puts	L. Ye L	Outputs			
	Product term	X	y	ユ	A	В	C	
1 UZ		0	0	1	1	_		
20	2	1	-	0	1	-		
双至 35	3	-	1	0	- 1	_		
204	-4	0	0	,	_	1	_	
xy	5	1.	1		_	1	-	
						ŧ		



Implement the following function  $A(x,y,z) = \leq m(y,z,416)$   $B(x,y,z) = \leq m(0,16,7)$   $E(2191z) = \leq m(0,6)$ 

Soln!

×	x	Z	A	8	, C
0	0	0	0	1	0
0	0	1	1	)	0
000	1	0	1	0	1
0	1	1	0	0	0
1	0	0	1	0	0
(	0	1	0	0	0
•	1	0	1	1	1
	1	1	0	1	0
,					



PAL problem.

6. Design BCD to Excess-3 converter using PAL

Step 1: Derive the truth table of BCD to Excess-3 converter.

	BCD code			Excess-3 code				
Decimal	Bg	B <sub>2</sub>	Bi	Bo	Eg	£2	E	Eo
.0	0	0	0	0	0	0	1	1
<i>†</i>	0	0	0	1	0	1	0	0
2	0	0	1,	0	0	l	0	i
3	0	0	. Pagi	1	0	1	1	0
4	0	1	0	0	0	i	1	1
5	0	F	0	1	t	0	0	0
6	0	L	l ·	0	t	0	0	1
7	0	1	1	<u>el - :</u>	1	0	•	0
8	Dt.	0	0	0	. 1	0	t	11
9	L	10	0	1	. 1	1	0	0

Step 2! Simplify the bookean functions for Excess 3 water outputs.

20	1	O			
B <sub>3</sub> B <sub>2</sub>	00	01	11	10	
00	0	0	0	0	
01	0	19	11	1	
11	X	X	X	X	
10	1	1	X	×	
6	_		49.773		-

£3 = B3 + B2 Bo + B2 B1

By By B	00	01	et	10
00	0	1	1	1)
01	T	0	0	0
11	X	×	×	×
to	0	1	X	×

E2=B2B, B0+B2B0+B2B,

Ba Ba	00	01	11	10
00	1	0	1	0
01	1	0	1	0
Ħ	×	X	X	×
10		6	X	X

E1= BiBo+ BiBo


B <sub>1</sub> B <sub>2</sub>	00	d	tl	10
00	- 1	0	0	1
01	1	0	0	1
tr	X	X	×	X
to		0	×	X


Eo = Bo.

Step 3:	Implementation
---------	----------------

	Product	Inputs				Outputs
	terms	Bg	B2	Bi	Bo	
B3	1	1	-		_	
B2 B0	2	- T- T	H	-	1	E3=B3+B2B0+B2B1
B2 B1	3		1	1	-	
	4	4	1	0	0	£2=B2B1B0+B2B0
9	5		0	•	1	+B2B1
	6		- O	C	_	
1	7	877	-	0	0	£1 = B1B0 + B1B0
P	8	-		_		
	co		_	+	1	Eo = Bo
	. 11	-	-1		-	
	12	1/2	7			

step 4: Logic diagram.
B3 B2 B1 B0





Draw the Logic diagram for the product of sums expression. given by Y= (x,+x2)(x2+x3). Show that there is a static-o hazard when x, and x3 are equal to 0 and x2 goes from o to 1. Find a way to gramore the hazard by adding one more or gate. Soln: Step 1 + Y= (x1+x2)(x2+x3) Step 2! 3 Eliminating a hazard. Y = X1 X2 + X2 X3 diagram. X1 X2 X3 y = x1 x2 + x2 x3+ x1 x3

#### **UNIT-V VHDL**

#### 1. What are the various modeling used in Verilog? (Dec 2012, May 2012)

Gate level modeling Data flow modeling Structural modeling

#### 2. What is test bench? (Nov 2014)

A test bench is a model which is used to exercise and verify the correctness of a hardware model. Example : Half Adder, Full Adder etc.

Example: Half adder, Full adder, etc

#### 3. What are the various operators in VHDL ? (Dec 2015, Dec 2012)

- 1.Logical operators
- 2. Relational operators
- 3. Shift operators
- 4. Adding operators
- 5. Multiplying operators
- 6.Miscellaneous operators

#### 4. What is the need of package declaration? (Nov2014)

There are some declaration which are common across many design units. A package is a convenient mechanism to store and share such declarations. A set of declarations contained in a package declaration may be shared by many design units.

#### 5. What are the advantages of hardware language? (May 2014)

- HDLs are used to describe hardware for the purpose of simulation, modeling, testing, design and documentation.
- HDL makes it easy to exchange the ideas between and designers.
- The HDL represents digital systems in the form of documentation which can be understood by human as well as computers.

#### 6. Define Packages. (May 2015, May 2011)

A packages is a convenient mechanism to store and share such declarations. A set of declarations contained in a package declaration may b shared by many design units. It defines items that can be made visible to other design units.

#### 7. What are the needs of VHDL (May 2013)

The most prominent modern HDLs in industry are Verilog and VHDL. Verilog is one of the two major hardware description languages (HDLs) used by hardware designers in industry and academic. VHDL is the other one.

#### 8. When can RTL be used to represent digital systems? (May 2011)


When digital systems are composed of registers and combinational function blocks. The RTL can be used to represent digital systems.

#### 5. Draw the truth table for JK flip flop (May 2013)

J	К	Qn+1	Action
0	0	$Q_n$	No Change
0	1	0	RESET
1	O	1	SET
1	1	Q <sub>n</sub> ′	TOGGLE

#### 6. Give the characteristic equation and state diagram of JK flip-flop. (May 2012)

Characteristic equation  $Q_{n+1}=J Q'_n + K' Q_n$ 



#### 7. The JK flip-flop is an universal flip-flop. Justify. (Nov 2012)

The JK flip-flop is called an universal flip-flop because it can be easily configured to work as any other flip-flops such as T flip-flop, D flip-flop and SR flip-flop.

#### 8. Define sequential circuit? (May 2014)

In sequential circuits the output variables dependent not only on the present input variables but they also depend up on the past history of these input variables.

#### 9. Give the comparison between combinational circuits and sequential circuits.

Combinational circuit	Sequential circuit
When the logic gates connected together to	The output is not only depend upon the
produce specified output for the specified in put	input variables and also depend upon past
variables.	history of the input variables.
Combinational circuits are not have storage	Sequential circuit have storage elements
elements	
There is no clock pulse	It have clock pulse

1. Explain Register Pransfed From : www. Easy Engineering net detail with Suitable

RTL Design (Register transfer level design) [NOVIDEC 2015], [MAY2012]

\* Register transfer level design lies between a purely behavioral description of the desired circuit and a purely structural one.

\* RTL description a circuit register and the sequence of transfer between these register but does not describe the hardward used to carry out these operations.

\* RTL design steps are.

\* Determine the number and stars of registers needed to hold the data used by the device.

\* Determine the logic and arithmetic operations that need to be performed on these negister contents, and.

\* Design a sequential dravit whose output control how the progister contents are updated inorder to obtain the desired results.

\* An RTL design is similar to writing a computer program in a conventional programming language.


A choosing registers is the same as choosing variables

\* Designing the flow of data in the "datapath" is analogous to writting expressions involving the variables and operators.

\* Designing the controller sequential circuit is similar to deciding on the flow control within the program.

& = ((a+b)+c)+d; \*This particular description is simple enough that it can be synthesized.

\* The resulting circuit will be a fairly large



A behavioral description, not being converned with implementation details, would be complete at this point.

5=0; 8= Sta;

8 = S+b;

8 = S+C)

S= S+d;

where each operation is executed sequentially.

\* The logic required is now one adder, a register to hold the value of 8 in-between operations, a multiplexer to select the input to be added, and a circuit to clear 8 at the start of the computation.

I the process requires more steps and will take.

If the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.


I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will take.

I the process requires more steps and will ta

PTL design composed of Registers and combinational function blocks and led the controller that controls the transfer of alled the controller that controls and between the data through the function blocks and between the negisters.



\* RTL design, the gate level design and optimization of the datapath (register, multiplexer, and combinational functions) is done by the synthesizer. \* The designer must design the sequential circuit and decide which register transfers are performed In which state. \* RTL designer coin trade off datapath complexity against spead (using more adder) \* RTL design is well suited for the design of crus and special purpose processors. such as disks drive controller, video pages display ands, networks adapter ands retr. \* The width of registers, types of combinational. functions and their input will be determined by the application. Examples: Library leed; use leee. 8td-logic-1164.all; use nee std-logic-arithiall; use work. Summer. all; alle work - summer - components all' entity summer is port (a,b,c,d: in num; sum : out hum; update, clk: in std-(ogrc); end summer; architecture et of summer is signal sel: std-logse-vector (1 dounto o); signal load, clear: std-logic; dr. dastapath port map (a, b, c, d, Sum, sel, load, deer, dk);

Downloaded From : www.EasyEngineering.net

C1 & controller port map empdate, sel, load, clear

ar

end rtl;

Downloaded From: www.EasyEngineering.net 2. Briefly explain the use of 'Packages' in VHDL with suitable Package declaration. [NOV/ DEC 2012] \* A package is a convenient mechanism to store and share shach declarations. It is an optional design unit. \* A set of declarations contained in a package declaration may be shared by many design units. It defines Pitems that can be made visible to other design units. \* A package \$ represented by \* Package declaration \* Package body. Package declaration \* It defines the interface to the package. syntax: PACKAGE package - name type 'declarations subtype declarations constant declarations signal declarations variable declarations Subprogram declarations file declarations alise declarations component declarations attribute declarations attribute specifications disconnection specifications use clauses END package - name; \* The stems declare in a package declaration can be acressed by other design units by using the bookage library and use clauses.

Package Body \* It contains the details of a package, that is the behavior of the supprograms and the values of the deferred constants which are declared in a

package declaration. \* The Package body may contain other.

declarations.

Syntar!

PACKAGE BODY package - name IS subprogram bodies complete constant declarations

Suppregram declarations.

type and subtype declarations

file and alias declarations

use clauses

END package name;

as the name of the package must be same declaration.

The package declaration does not have any suppriogram (a) deferred constant declarations a package body is not necessary


The 4 bit foul adder crownt include

Package declaration.

```
LIBRARY IEEE;
USE IEEE, STD_ LOGIC-1164.All;
ENTITY fulladder IS
PORT (x, y, cin; in bit; Cout, Sum: out bit);
END fulladder;
ARCH ITECTURE equation of fulladder Is
 BEGIN
     Sum <= & xor y xor ein;
      cout <= (x and y) or (x and cm) or (y and cin);
 END equation;
ENTITY adder4 IS
 PORT (a,b: in bit_ vector (3 downto 0); (in s: in bit;
       8: out bit_vector (3 downto o); co: out bit);
END adder 4;
 ARCHTECTURE storucture of adder 4 15
 COMPONENT fulladder
  PORT (X, y, cin: in bit; Sum, cout: out bit);
  END component;
  SIGNAL C: bit vector (3 down to 2):
   BEGIN
   FAO: fulladder port map (aco), b(o), ci, c(i), s(o));
   FAI: fulleder port map (aci), b(i), (1), (12), s(1));
   FA2: fulladder port map (ac2), b(2), c(2), c(3), s(2));
   FA3: fulladder portmap (a13), b(3), c(3), (0, 5 (3));
   END Structure
         B(3) A(3)
                                   B(1) A(1) B(0) A(0)
                                                56
                      A-box addy
```

## 30) Write HDL for half adder

### Half adder



library IEEE; use IEEE.STD\_LOGIC\_1164.all;

entity halfadder is port(
 a,b: in STD\_LOGIC;
 S, C: out STD\_LOGIC);
end halfadder;


architecture half\_add\_arc of halfadder is begin

S<= a xor b; C <= a and b;

end half\_add\_arc;

## write HDL for half subtractor.

### Half subtractor



library IEEE; use IEEE.STD\_LOGIC\_1164.all;

entity half\_subtractor is
 port(
 a,b: in STD\_LOGIC;
 diff, borrow: out STD\_LOGIC
);
end half subtractor;

architecture half\_subtractor\_arc of half\_subtractor is begin


diff <= a xor b;
borrow <= (not a) and b;</pre>

end half subtractor arc;

### 3(ii) write HDL for full adder

[NOVIDEC 2015]
[APRIL/MAY 2015]

#### FULL ADDER VHDL CODE FOR FULL ADDER



#### **VHDL Code for Full Adder:**

library IEEE; use IEEE.STD\_LOGIC\_1164.ALL;

entity fulladd is

Port (A: in STD\_LOGIC;
B: in STD\_LOGIC;
Cin: in STD\_LOGIC;
S: out STD\_LOGIC;
Cout: out STD\_LOGIC;
end fulladd;


architecture Behavioral of fulladd is begin

S <= A XOR B XOR Cin; Cout <= (A AND B) OR (Cin AND A) OR (Cin AND B);

end Behavioral;

## write HDL for full subtractor.

#### **FULL SUBTRACTOR**



BORROW = A'.B + B.C + A'.C

library IEEE; use IEEE.STD LOGIC 1164.all;

entity full\_subtractor is port(
 a,b,c : in STD\_LOGIC;


difference, borrow : out STD\_LOGIC ); end full subtractor;

architecture fullsub of full\_subtractor is begin

end fullsub;

# 4 write HDL program 1:8 multiplexer EMAY/JUNE 2014

# 8:1 multiplexer



library IEEE; use IEEE.STD LOGIC 1164.all;

```
entity mux8 1 is
   port(
     d0,d1,d2,d3,d4,d5,d6,d7: in bit;
     s0,s1,s2: in bit;
     F: out bit );
end mux8 1;
```

architecture mux8 1 arc of mux8 1 is signal x0,x1,x2,x3,x4,x5,x6,x7: bit; begin  $x0 \le d0$  and (not s0) and (not s1) and (not s2);  $x1 \le d1$  and (not s0) and (not s1) and s2;  $x2 \le d2$  and (not s0) and s1 and (not s2);  $x3 \le d3$  and (not s0) and s1 and s2;  $x4 \le d4$  and s0 and (not s1) and (not s2);


 $x5 \le d5$  and s0 and (not s1) and s2;  $x6 \le d6$  and s0 and s1 and (not s2);  $x7 \le d7$  and s0 and s1 and s2;  $F \le x0$  or x1 or x2 or x3 or x4 or x5 or x6or x7;

end demux1 8arc;

urite HDL program for
1:8 demultiplexer.

1:8 Demultiplexer.

Nov/DEC 2015



library IEEE; use IEEE.STD\_LOGIC\_1164.all;

```
entity demux1 8 is
  port(
     din: in bit;
     s0,s1,s2: in bit;
     d0,d1,d2,d3,d4,d5,d6,d7 : out bit;
end demux1_8;
```

architecture demux1 8 arc of demux1 8 is  $d0 \le din \text{ and (not } s0) \text{ and (not } s1) \text{ and (not } s2)$ 

 $d1 \le din \text{ and (not s0)}$  and (not s1) and s2;

 $d2 \le din \text{ and (not s0)}$  and s1 and (not s2);

 $d3 \le din \text{ and (not s0)}$  and s1 and s2;

 $d4 \le din \text{ and } s0 \text{ and } (not s1) \text{ and } (not s2);$ 

 $d5 \le din \text{ and } s0 \text{ and } (not s1) \text{ and } s2;$ 


 $d6 \le din \text{ and } s0 \text{ and } s1 \text{ and } (not s2);$ 

 $d7 \le din \text{ and } s0 \text{ and } s1 \text{ and } s2;$ 

end demux1 8arc;

# 5. Write VHDL program for 4-Bit Up counter.

### 4-Bit Binary Up Counter



# VHDL Code for 4-bit binary counter

library ieee; use ieee.std\_logic\_1164.all; use ieee.std\_logic\_unsigned.all;

entity counter is
port(C, CLR : in std\_logic;
Q : out std\_logic\_vector(3 downto
0));
end counter;

architecture bhv \_ counter is signal tmp: std\_logic\_vector(3 downto 0); begin process (C, CLR) begin if (CLR='1') then tmp <= "0000"; elsif (C'event and C='1') then tmp <= tmp + 1; end if; end process; Q <= tmp; end bhv \_ counter;


write VHDL program for MOD-6 synchronous counter.

# MOD-6 synchronous counter [MAY [JUNE 2012]

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
use ieee.std logic arith.all;
use ieee.std logic unsigned.all;
entity mod6 counter is
   port(clk, reset: in STD LOGIC;
dout: out
STD LOGIC VECTOR(2 downto
0));
end mod6 counter;
architecture mod6 of mod6 counter
begin
  counter: process (clk,reset) is
  variable m: integer range 0 to 7
:= 0;
  begin
     if (reset='1') then
       m := 0;
     elsif (rising edge (clk)) then
       m := m + 1;
     end if;
     if (m=6) then
       m := 0;
    end if;
    dout <=
conv std logic vector (m,3);
  end process counter;
end mod6;
```

# 6. Write WHAL Program for Flipflops.

#### SR FlipFlop



#### VHDL Code for SR FlipFlop

library ieee;

use ieee. std logic 1164.all;

use ieee. std logic arith.all;

use ieee. std logic unsigned.all;

entity SR FF is

PORT(S,R,CLOCK: in std logic;

Q, QBAR: out std logic);

end SR FF;

Architecture behavioral of SR\_FF is

begin

PROCESS(CLOCK)

variable tmp: std logic;

begin

if(CLOCK='1' and CLOCK'event) then

if(S='0' and R='0')then

tmp:=tmp;

elsif(S='1' and R='1')then

tmp:='Z';

elsif(S='0' and R='1')then

tmp:='0';

else

tmp:='1';

end if;

end if:


 $Q \leq tmp;$ 

 $QBAR \leq not tmp;$ 

end PROCESS;

end behavioral;

#### JK-FlipFlop



#### VHDL Code for JK FlipFlop

library ieee;

ieee. std logic 1164.all;

use ieee. std logic arith.all;

use ieee. std logic unsigned.all;

entity JK FF is

PORT( J,K,CLOCK: in std logic;

Q, QB: out std logic);

end JK FF;

Architecture behavioral of JK FF is

begin

PROCESS(CLOCK)

variable TMP: std logic;

begin

if(CLOCK='1' and CLOCK'EVENT) the

if(J='0' and K='0')then

TMP:=TMP;

elsif(J='1' and K='1')then

TMP:= not TMP;

elsif(J='0' and K='1')then

TMP:='0';

else

TMP:='1';

end if:

end if;


 $O \le TMP$ :

QB<=not TMP;

end PROCESS;

end behavioral;


#### D FlipFlop



#### VHDL Code for D FlipFlop


library ieee; use ieee. std logic 1164.all; use ieee. std logic arith.all; use ieee. std\_logic\_unsigned.all; entity D FF is PORT( D,CLOCK: in std logic; Q: out std logic); end D FF; architecture behavioral of D FF is begin process(CLOCK) begin if(CLOCK='1' and CLOCK'EVENT) then process (Clock)  $Q \le D$ ; end if; end process; end behavioral;

#### T FlipFlop



#### VHDL Code for T FlipFlop

library IEEE; use IEEE.STD LOGIC 1164.ALL; entity T FF is port(T: in std logic; Clock: in std logic; Q: out std logic); end T FF; architecture Behavioral of T FF is signal tmp: std logic; begin begin if Clock'event and Clock='1' then if T='0' then  $tmp \le tmp$ ; elsif T='1' then  $tmp \le not (tmp);$ end if: end if: end process;  $Q \leq tmp;$ end Behavioral;



## Question Paper Code: 27206

B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2015.

Third Semester

Electrical and Electronics Engineering

EE 6301 — DIGITAL LOGIC CIRCUITS

(Common to Electronics and Instrumentation Engineering and Instrumentation and Control Engineering)

(Regulations 2013)

Time: Three hours

Maximum: 100 marks

Answer ALL questions.

PART A —  $(10 \times 2 = 20 \text{ marks})$ 

- 1. What is an unit distance code? Give an example.. Pg. No: 1
- 2. Define Fan-out. Pg. No: 1
- 3. Convert the given expression in canonical SOP form  $Y = AB + A'C + BC' \cdot Pg \cdot No \cdot 30$
- 4. Draw the logical diagram of EX-OR gate using NAND gates. Pg. No. 30
- 5. Draw the truth table and state diagram of SR flip-flop. Pg. No: 48
- 6. What is edge triggered flip flops? Pg. No. 48
- 7. What is PROM? Pg. No: 73
- 8. Compare pulsed mode and fundamental mode asynchronous circuit. Pg. No: 74
- 9. Write the behavioral model of D flip flop. Pg: No. 92
- 10. List out the operators present in VHDLP. No. 91

PART B - (5 × 16 = 80 marks)

- 11. (a) (i) Draw the CMOS logic circuit for NOR gate and explain its operation. Pg. No.: 18
  - (ii) Perform the following operation  $(756)_8 (437)_8 + (725)_{16}$ . Express the answer in octal form. (8)

 $O_1$ 

	(b)	(i)	A 12 bit Hamming code word containing 8 bits of data and 4 parity bits is read from memory. What was the original 8 bit data word that was written into memory if the 12 bit word read out is as (1) 101110010100 and (2) 11111111110100. P.g. No. 17 (12)
12.	(a)	(ii) (i)	Briefly discuss weighted Binary code. Pg. No:10 (4) Simplify the boolean function using K-map and implement using only NAND gates.
			$F(A,B,C,D) = \sum m(0.8,11,12,15) + \sum d(1,2,4,7,10,14)$ . 9. No. 32 Mark the essential and non-essential prime implicants. (8)
		(ii)	Design a full subtractor and implement using logic gates. Pg. No. (8)
in"	(b)	(i)	Design a 4 bit BCD to excess 3 code converter and implement using logic gates. Pg. No. 42 (8)
		(ii)	What is a multiplexer? Implement the following Boolean function with 8 × 1 MUX and external gates
			$F(A,B,C,D) = \sum m(1,3,4,11,12,13,14,15)$ . Pg. No. 4 4 6 (8)
13.	(a)	(i)	A sequential circuit with two D flip flops A and B, input X and output Y is specified by the following next state and output equations
			A(t+1) = AX + BX, B(t+1) = A'X
			Y = (A+B)X'. Pg. No. b2
			Draw the logic diagram, derive state table and state diagram. (12)
		(ii)	Realize T flip-flop using JK flip-flop. Pg. No. 171  Or
	(b)	(i)	Design a synchronous decade counter using T flip flop and construct the timing diagram Pg. No: 55. (8)
		(ii)	Design a mealy model of sequence detector to detect the pattern .1001. Pg. No. 72 (8)
14.	(a)	that	ign an asynchronous sequential circuit (with detailed steps involved) has 2 inputs $x_1$ and $x_2$ and one output z. The circuit is required to
			an output $z = 1$ when $x_1 = 1$ , $x_2 = 1$ and $x_1 = 1$ being first. (16)  Or  Or  Or  Or
	(b)	bina	w how to program the fusible links to get a 4 bit Gray code from the ry inputs using PLA and PAL and compare the design requirements PROM. Pg. No.: 87 (16)
15.	(a)	(i)	Write a VHDL program for 1 to 4 Demux using dataflow modelling. Pg: No: 101 (8) Write a VHDL program for Full adder using structural modelling. (8) Pg: No: 100
		(ii)	Write a VHDL program for Full adder using structural modelling. (8) Pg No: 100
	(b)	Exp	lain in detail the RTL design procedure. 19. No. 93 (16)

Reg. No.: 950713105317

## Question Paper Code: 77123

B.E./B.Tech. DEGREE EXAMINATION, APRIL/MAY 2015.

Third Semester

Electrical and Electronics Engineering

EE 6301 — DIGITAL LOGIC CIRCUITS

(Common to Electronics and Instrumentation Engineering and Instrumentation and Control Engineering)

(Regulation 2013)

Time: Three hours

Maximum: 100 marks

Answer ALL questions.

PART A —  $(10 \times 2 = 20 \text{ marks})$ 

- 1. Convert: Pg. Nou
  - (a) (475.25)<sub>8</sub> to its decimal equivalent
  - (b)  $(549.B4)_{16}$  to its binary equivalent.
- 2. Define propagation delay. Pg. No: [
- 3. Convert the given expression in canonical SOP form Pg : No : 3 : 0Y = AC + AB + BC.
- 4. Simplify the expression  $Z = AB + A\overline{B}.(\overline{A}.\overline{C})$ . Pg. No. 30
- 5. Convert T Flip Flop to D Flip Flop. Pg. No: 48
- 6. State the rules for state assignment. Pg. No: 50
- 7. State the difference between static 0 and static 1 hazard. Pg. No. 3
- 8. What is a PROM? Pg. No: 73
- 9. What is a package in VHDL? Pg. No: 91
- 10. Write the behavioral modeling code for a D Flip Flop. Pg. No: 92

#### PART B — $(5 \times 16 = 80 \text{ marks})$

- Perform the following addition using BCD and Excess-3 addition (a) (i) (205+569). Pg. No. 25 (ii) Encode the binary word 1011 into seven bit even parity Hamming code. Pg. No:16 Or With circuit schematic, explain the operation of a two input TTL (b) NAND gate with totem-pole output. Pg. No! 20 (10)Compare totem pole and open collector outputs. Pg. No:0/ (6)Reduce the following function using K-map. 12. (a)  $f(A,B,C,D) = \pi M(0,2,3,8,9,12,13,15)$ . Pq. No.: 33 (8)Design a full adder using two half-adders and an OR gate. (8) Pg. No: 35 Design a BCD to Excess 3 code converter. Pq. No: 42 (8)Implement the following Boolean function using 8:1 Mux:  $F(A,B,C,D) = \Sigma m(0,1,3,4,8,9,15)$ . Pg. No. 44 (8) Explain the operation of a master slave JK flip flop. Po .53 (8)13. (i) (a) Design a 3-bit bidirectional shift register. Pg. No. 67 (8)Or (i) Design a MOD-5 synchronous counter using JK flip-flops. P. No. 55(8) (b)
- 14. (a) Design an asynchronous sequential circuit that has two inputs  $X_2$  and  $X_1$  and one output Z. When  $X_1 = 0$ , the output Z is 0. The first change in  $X_2$  that occurs while  $X_1$  is 1 will cause output Z to be 1. The output Z will remain 1 until  $X_1$  returns to 0. Pq. No. 77

Pg. No: 72

(ii)

flop.

Design a sequence detector to detect the sequence 101 using JK flip

Or

- (b)  $\equiv$  (i) Implement the following function using PLA:  $F(x,y,z) = \sum m(1,2,4,6)$  Pg No: 85
  - (ii) For the given boolean function, obtain the hazard-free circuit  $F(A,B,C,D) = \Sigma m(1,3,6,7,13,15). \text{ P. No. & 9}$
- \*15. (a) Write the VHDL code to realize a full adder using Pg. No: 100
  - (i) Behavioral modeling
  - (ii) Structural modeling. (8 + 8)

(b) Write the VHDL code to realize a 3-bit Gray code counter using case statement. pg. No:102 (16)

Or



3

Reg. No.: 952813105317

Question Paper Code: 97064

B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2014.

Third Semester

Electrical and Electronics Engineering

EE 6301 — DIGITAL LOGIC CIRCUITS

(Common to Electronics and Instrumentation Engineering and Instrumentation and Control Engineering)

(Regulation 2013)

Time: Three hours

Maximum: 100 marks

Answer ALL questions.

PART A —  $(10 \times 2 = 20 \text{ marks})$ 

- 1. Determine (377)<sub>10</sub> in Octal and Hexa-Decimal equivalent. Pg. No: 1
- 2. Compare the totem-pole output with open-collector output? Pg. No: 1
- 3. Given F = B' + A'B + A'C': Identify the redundant term using K-Map. Pg:No:30
- 4. Give one application each for Multiplexer and Decoder. Pg No:30
- 5. Show how the JK flip flop can be modified into a D flip flop or a T flipflop. Pg. No: 48
- 6. Differentiate between Mealy and Moore models. Pg. No: 50
- 7. What is a deadlock condition? Pg. No: 50
- 8. Draw the block diagram of PLA. Pg. No: 74
- 9. Write a VHDL code for 2×1 MUX. Pg. No: 92
- 10. State the advantage of package declaration over component declaration. Pg. No. 91

#### PART B — $(5 \times 16 = 80 \text{ marks})$

11.	(a)	(i)	Given that a frame with bit sequence 1101011011 is transmitted, it has been received as 1101011010. Determine the method of detecting the error using any one error detecting code. Pg. No. 17(8)	
		(ii)	Draw the MOS logic circuit for NOT gate and explain its operation.  (8)	Pg.No:18
	(b)	(i)	Explain Hamming code with an example. State its advantages over parity codes. Pg. No: 10	
		(ii)	Design a TTL logic circuit for a 3-input NAND gate. Pg. No:20 (8)	
12.	(a)	(i) _	Minimize the function $F(a, b, c, d) = \Sigma(0, 4, 6, 8, 9, 10, 12)$ with $d = \Sigma(2, 13)$ . Implement the function using only NOR gates. (8)	
		(ii)	Design a Full Subtractor and implement it using logic gates.  Pg. No. 35	
	(b)	(i)	Implement the function $F(p, q, r, s) = \Sigma (0, 1, 2, 4, 7, 10, 11, 12)$ using Decoder. Pg. No: 47	(W)
		(ii)	Design a 4-bit Binary to gray code converter and implement it using logic gates. Pg. No: 40	
13.	(a)	(i)	Design an asynchronous Modulo-8 Down counter using JK flipflops  (8)	
		(ii)	Explain the circuit of a SR flip-flop and explain its operation. (8)  Or	
	(b)	(i)	Design synchronous sequential circuit that goes through the counsequence 1,3,4,5 repeatedly. Use T flip-flops for your design. (8	t )
		(ii)	Explain the various types of triggering with suitable diagrams Compare their merits and demerits. (8	)
14.	(a)	Expl	lain the various types of hazards in sequential circuit design and the hods to eliminate them. Give suitable examples. Pg. No: 89 (16	e )
			$\mathbf{Or}$	
	(b)	Desc	cribe with reasons, the effect of races in asynchronous sequentia	1

97064

(16)

race-free state assignments with examples.

circuit design. Explain its types with illustrations. Show the method of

- 15. (a) (i) Explain the digital system design flow sequence with the help of a flow chart. (8)
  - (ii) Write a VHDL code for a 4-bit universal shift register.

Or

(b) Explain the concept of Behavioural modeling and Structural modeling in VHDL. Take the example of Full Adder design for both and write the coding.

(16)

pr se E lucation, Reprise innovations 3

97064

(8)

112

Reg. No.: 9 5 0 7 15 10 50 2 2

## Question Paper Code: 80366

### B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2016.

Third Semester

Electrical and Electronics Engineering

EE 6301 — DIGITAL LOGIC CIRCUITS

(Common to Electronics and Instrumentation Engineering and Instrumentation and Control Engineering)

(Regulations 2013)

Time: Three hours

Maximum: 100 marks

Answer ALL questions.

PART A —  $(10 \times 2 = 20 \text{ marks})$ 

- 1. Construct OR gate and AND gate using NAND gates.
- 2. Convert the following Excess 3 numbers into decimal numbers.
  - (a) 1011
  - (b) 1001 0011 0111
- 3. Convert the given expression in canonical SOP form Y = AB + A'C + BC'
- 4. Draw the truth table of 2:1 MUX.
- 5. Differentiate Mealy and Moore model.
- 6. Draw the state diagram of JK flip flop.
- 7. What is static hazard and dynamic hazard?
- 8. Define races in asynchronous sequential circuits.
- 9. Write VHDL behavioral model for D flip flop.
- 10. Write the VHDL code for a logical gate which gives high output only when both the inputs are high.

#### PART B - (5 × 13 = 65 marks)

- 11. (a) (i) Explain with an aid of circuit diagram the operation of 2 input CMOS NAND gate and list out its advantages over other logic families. (10)
  - (ii) Given the two binary numbers X = 1010100 and Y = 1000011, perform the subtraction Y X by using 2's complements. (3)

Or

- (b) (i) Explain in detail the usage of Hamming codes for error detection and error correction with an example considering the data bits as 0101. (10)
  - (ii) Convert 23.62510 to octal (base 8).

(3)

12.	(a)	Simplify the logical expression using K-map in SOP and POS form $F(A,B,C,D) = \sum m (0,2,3,6,7) + d(8,10,11,15)$ . (13)
		Or
	(b)	Design a full subtractor and realise using logic gates. Also, implement the same using half subtractors (13)
13.	(a)	Design a sequence detector that produces an output '1' whenever the non-overlapping sequence 101101 is detected. (13)
	(b)	<ul> <li>(i) Explain the realization of JK flip flop from T flip flop.</li> <li>(ii) Write short notes on SIPO and draw the output waveforms.</li> <li>(6)</li> </ul>
14.	(a)	Design an asynchronous circuit that has two inputs $x1$ and $x2$ and one output $z$ . The circuit is required to give an output whenever the input sequence $(0,0)$ , $(0,1)$ and $(1, 1)$ received but only in that order (13)
6		$\operatorname{Or}$
	(b)	(i) Design a PLA structure using AND and OR logic for the following functions. (10)
		F1 = $\Sigma$ m(0, 1, 2, 3, 4, 7, 8, 11, 12, 15) F2 = $\Sigma$ m(2, 3, 6, 7, 8, 9, 12, 13)
		$F3 = \Sigma m (1, 3, 7, 8, 11, 12, 15)$
		$F4 = \Sigma m (0, 1, 4, 8, 11, 12, 15)$
		(ii) Compare PLA and PAL circuits. (3)
15.	(a)	Explain in detail the concept of structural modeling in VHDL with an example of full adder. (13)
	*	Or
	(b)	(i) Write short notes on built- in operators used in VHDL programming. (6)
		(ii) Write VHDL coding for 4 × 1 Multiplexer. (7)
		PART C — $(1 \times 15 = 15 \text{ marks})$
16.	(a)	Assume that there is a parking area in a shop whose capacity is 10. No more than 10 cars are allowed inside the parking area and the gate is closed as soon as the capacity is reached. There is a gate sensor to detect the entry of car which is to be synchronized with the clock pulse. Design and implement a suitable counter using JK flip flops. Also, determine the number of flip flops to be used if the capacity is increased to 50.
4		Or
	(b)	Design a 4 bit code converter which converts given binary code into a code in which the adjacent number differs by only 1 by the preceding number. Also, develop VHDL coding for the above mentioned code converter. (15)

	5-2	-	1			200		
Reg. No.:								

## Question Paper Code: 71764

#### B.E./B.Tech. DEGREE EXAMINATION, APRIL/MAY 2017.

Third Semester

Electrical and Electronics Engineering

#### EE 6301 — DIGITAL LOGIC CIRCUITS

(Common to Electronics and Instrumentation Engineering, Instrumentation and Control Engineering)

(Regulations 2013)

Time: Three hours

Maximum: 100 marks

Answer ALL questions.

PART A —  $(10 \times 2 = 20 \text{ marks})$ 

- 1. Reduce a(b+bc')+ab'.
- 2. Convert 14310 into its binary and binary coded decimal equivalent.
- 3. Write the POS form of the SOP expression f(x, y, z) = x'yz + xyz' + xy'z.
- 4. Design a Half Subtractor.
- 5. Give the characteristic equation and characteristic table of a T Flip Flop.
- 6. State the differences between Moore and Melay state machines.
- 7. What is a flow table? Give example.
- 8. State the difference between PROM, PAL and PLA.
- 9. Give the syntax for package declaration and package body in VHDL.
- 10. Write the VHDL code for a 2 × 1 multiplexer using behavioral modeling.

#### PART B - (5 × 13 = 65 marks)

- 11. (a) (i) Design a odd-parity hamming code generator and detector for 4-bit data and explain their logic.
  - (ii) Convert FACE16 into its binary, octal and decimal equivalent.

Or

- (b) (i) With circuit schematic explain the working of a two-input TTL NAND gate.
  - (ii) Compare Totem Pole and open collector outputs.
- 12. (a) (i) Reduce the following minterms using Karnaugh Map  $f(w, x, y, z) = \sum m (0, 1, 3, 5, 6, 7, 8, 12, 14) + \sum d(9, 15)$ . (7)
  - (ii) Implement the following function using a suitable multiplexer  $f(a,b,c) = \sum m (3,7,4,5)$ . (6)

Or

- (b) (i) Design a 3 × 8 decoder and explain its operation as a minterm generator. (7)
  - (ii) Design a full adder using only NOR gates. (6)
- 13. (a) (i) Draw and explain the operation of a Master Slave JK Flip Flop. (7)
  - (ii) Design a 5-bit ring counter and mention its applications. (6)

Or

- (b) (i) Design a 4-bit parallel-in serial-out shift register using D Flip Flops. (7)
  - (ii) Using partitioning minimization procedure reduce the following state table: (6)

Present state	Next	Outpu	
	w = 0	w = 1	Z
A	В	C	1
В	D	F	1
C	F	E	0
D	В	G	1
E	F	C	0
F	E	D	0
G	F	G	0

A control mechanism for a vending machine accepts nickels and dimes. It 14. (a) dispense merchandise when 20 cents is deposited; it does not give change if 25 cents is deposited. Design the FSM that implements the required control, using as few states as possible. Find a suitable assignment and derive next-state and output expressions.

- (b) Implement the following logic and analyse for the pressure of any hazard  $f = x_1x_2 + \overline{x}_1x_3$ . If hazard is present briefly explain the type of hazard and design a hazard-free circuit.
  - (ii) Implement the following functions using programmable logic array:  $f_1(x, y, z) = \sum m(0, 1, 3, 5, 7)$  $f_2(x, y, z) = \sum m(2, 4, 6).$
- Design a 3 -bit magnitude comparator and write the VHDL code to 15. (a) realize it using structural modeling. (13)


(b) Design a 4 × 4 array multiplier and write the VHDL code to realize it using structural modeling. (13)

#### PART C — $(1 \times 15 = 15 \text{ marks})$

Design a CMOS inverter and explain its operation. Comment on its 16. characteristics such as Fan-in, Fan-out power dissipation, propagation delay and noise margin. Compare its advantages over other logic families. (15)

Or

(b) Write the VHDL code for the given state diagram, using behavioral modeling. Design it using one-hot state assignment and implement it using Programmable Array Logic (PAL).



(6)